summaryrefslogtreecommitdiff
path: root/util
diff options
context:
space:
mode:
authorYH Lin <yueherngl@google.com>2023-04-06 12:41:18 -0700
committerPaul Fagerburg <pfagerburg@chromium.org>2023-04-13 17:40:26 +0000
commitd76beb812915826e9dee6b7edf44d69faa5569e5 (patch)
tree055349985256b232cb4c48d7fb0fb4d305f082b2 /util
parentf963febd29540c4799d15786b778daf3207741c0 (diff)
downloadcoreboot-d76beb812915826e9dee6b7edf44d69faa5569e5.tar.gz
mb/google/rex: add variant gpio tables for variant creation
BUG=b:276818954 TEST=new_variant_fulltest.sh rex0 BRANCH=None Signed-off-by: YH Lin <yueherngl@google.com> Change-Id: Iebc098f8d480ac3e1835b00861fd844d97f281a8 Reviewed-on: https://review.coreboot.org/c/coreboot/+/74257 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Eric Lai <eric_lai@quanta.corp-partner.google.com> Reviewed-by: Subrata Banik <subratabanik@google.com> Reviewed-by: Paul Fagerburg <pfagerburg@chromium.org> Reviewed-by: Kapil Porwal <kapilporwal@google.com>
Diffstat (limited to 'util')
-rw-r--r--util/mainboard/google/rex0/template/Makefile.inc5
-rw-r--r--util/mainboard/google/rex0/template/gpio.c30
2 files changed, 35 insertions, 0 deletions
diff --git a/util/mainboard/google/rex0/template/Makefile.inc b/util/mainboard/google/rex0/template/Makefile.inc
new file mode 100644
index 0000000000..6c29346470
--- /dev/null
+++ b/util/mainboard/google/rex0/template/Makefile.inc
@@ -0,0 +1,5 @@
+bootblock-y += gpio.c
+
+romstage-y += gpio.c
+
+ramstage-y += gpio.c
diff --git a/util/mainboard/google/rex0/template/gpio.c b/util/mainboard/google/rex0/template/gpio.c
new file mode 100644
index 0000000000..b6e346f5a4
--- /dev/null
+++ b/util/mainboard/google/rex0/template/gpio.c
@@ -0,0 +1,30 @@
+/* SPDX-License-Identifier: GPL-2.0-or-later */
+
+#include <baseboard/gpio.h>
+#include <baseboard/variants.h>
+#include <types.h>
+#include <soc/gpio.h>
+#include <vendorcode/google/chromeos/chromeos.h>
+
+const struct pad_config *variant_gpio_table(size_t *num)
+{
+ *num = 0;
+ return NULL;
+}
+
+const struct pad_config *variant_early_gpio_table(size_t *num)
+{
+ *num = 0;
+ return NULL;
+}
+
+static const struct cros_gpio cros_gpios[] = {
+};
+
+DECLARE_CROS_GPIOS(cros_gpios);
+
+const struct pad_config *variant_romstage_gpio_table(size_t *num)
+{
+ *num = 0;
+ return NULL;
+}