summaryrefslogtreecommitdiff
path: root/src/northbridge
Commit message (Expand)AuthorAgeFilesLines
* device/pci: Fix PCI accessor headersKyösti Mälkki2019-03-0198-1/+98
* nb/intel/nehalem: Remove CAR_GLOBAL useArthur Heymans2019-02-121-2/+1
* postcar: Make more use of postcar_frame_add_romcache()Nico Huber2019-02-121-2/+1
* nb/via/vx900: Replace pci_mod_configX()Kyösti Mälkki2019-02-1011-138/+84
* nb/intel/sandybridge: Use pcidev_on_root()Kyösti Mälkki2019-02-101-1/+1
* src: Remove unused include device/pnp_def.hElyes HAOUAS2019-02-075-5/+0
* nb/intel/gm45: Use a common romstageArthur Heymans2019-02-063-0/+143
* sb/intel/common: Rename i2c_block_read() to i2c_eeprom_read()Kyösti Mälkki2019-02-013-6/+6
* src: Don't use a #defines like Kconfig symbolsElyes HAOUAS2019-01-281-3/+3
* nb/intel/i945: Fix typo on DMIBAR32(0x334)Elyes HAOUAS2019-01-271-1/+1
* nb/intel/i945: Remove initialization already done at bootblockElyes HAOUAS2019-01-272-7/+0
* nb/intel/sandybridge/acpi: Add RMRR entry for iGPUNico Huber2019-01-251-1/+28
* nb/intel/x4x: Put stage cache in TSEGArthur Heymans2019-01-243-0/+40
* nb/intel/pineview: Put stage cache in TSEGArthur Heymans2019-01-243-0/+40
* nb/intel/gm45: Put stage cache in TSEGArthur Heymans2019-01-243-0/+41
* nb/intel/i945: Put stage cache in TSEGArthur Heymans2019-01-243-0/+41
* AGESA fam12/fam14: Drop amdfamX.c file includeKyösti Mälkki2019-01-244-266/+149
* i945,ICH7: Write on RPFN only onceElyes HAOUAS2019-01-231-2/+0
* nb/intel/pineview: Use parallel MP initArthur Heymans2019-01-232-21/+2
* nb/intel/x4x: Use parallel MP initArthur Heymans2019-01-232-21/+2
* nb/intel/i945: Use parallel MP initArthur Heymans2019-01-232-21/+2
* nb/intel/gm45: Use parallel MP initArthur Heymans2019-01-232-21/+2
* Drop leftover debug function declarationsKyösti Mälkki2019-01-234-24/+0
* AGESA/binaryPI: Add NULL pointers checkKyösti Mälkki2019-01-223-9/+15
* cpu/intel/model_206ax: Use parallel MP initArthur Heymans2019-01-221-1/+1
* nb/intel/sandybridge: Remove the C native graphic initArthur Heymans2019-01-165-1020/+2
* buildsystem: Promote rules.h to default includeKyösti Mälkki2019-01-163-3/+0
* AGESA: Drop CONFIG_CBB and CONFIG_CDBKyösti Mälkki2019-01-147-16/+39
* binaryPI: Drop CONFIG_CBB and CONFIG_CDBKyösti Mälkki2019-01-144-15/+37
* binaryPI: Drop invalid northbridge.h fileKyösti Mälkki2019-01-146-70/+0
* AGESA/binaryPI: Drop invalid AMD_AGESA_BOLTONKyösti Mälkki2019-01-141-1/+0
* nb/intel/pineview: Select 1M TSEGArthur Heymans2019-01-141-4/+4
* nb/intel/pineview: Move the boilerplate mainboard_romstage_entryArthur Heymans2019-01-143-0/+126
* nb/intel/{i945,pineview}: Remove unused functionArthur Heymans2019-01-142-6/+0
* {mb,nb,soc/fsp_baytrail}: Get rid of dump_mem()Elyes HAOUAS2019-01-1310-44/+0
* nb/intel/x4x: Remove spurious pcidev_on_root() usageNico Huber2019-01-131-5/+1
* nb/intel/i945: Reduce pcidev_on_root() callsNico Huber2019-01-131-7/+7
* northbridge/amdfam10: Deal with PCI_ADDR() betterKyösti Mälkki2019-01-102-4/+10
* amdfam10 boards: Simplify early resourcemapKyösti Mälkki2019-01-102-44/+49
* mb: Move timestamp_add_now to northbridge x4xElyes HAOUAS2019-01-101-0/+7
* aopen/dxplplusu: Move timestamps to common codeKyösti Mälkki2019-01-101-0/+5
* mb: Move timestamp_add_now to northbridge/amd/amdfam10Elyes HAOUAS2019-01-101-0/+3
* binaryPI: Drop warning on EXT_CONF_SUPPORTKyösti Mälkki2019-01-102-8/+0
* agesawrapper.c: check if HOP_COUNT_TABLE exists before AmdInitLate()Krystian Hebel2019-01-091-0/+5
* cpu/intel: Use the common code to initialize the romstage timestampsArthur Heymans2019-01-091-3/+0
* nb/intel/gm45: Remove the C native graphic initArthur Heymans2019-01-072-591/+11
* src: Move constant to the right side of comparisonElyes HAOUAS2019-01-072-2/+2
* usbdebug: Make the EHCI debug console work in the bootblockArthur Heymans2019-01-061-1/+1
* usbdebug: Refactor init callsKyösti Mälkki2019-01-061-3/+2
* device: Use pcidev_path_on_root()Kyösti Mälkki2019-01-066-7/+7
View Lorry Controller Status