summaryrefslogtreecommitdiff
path: root/src/soc/intel/alderlake/fsp_params.c
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/alderlake: Handle FSP logo paramsSubrata Banik2023-05-171-0/+7
* soc/intel/alderlake: Disable C1E on RPL CPUsJoey Peng2023-05-021-0/+5
* soc/intel/alderlake: Replace TcssD3ColdDisable with D3COLD_SUPPORTSean Rhodes2023-04-201-1/+1
* soc/intel/alderlake: Rename SOC_INTEL_ALDERLAKE_S3 to D3COLD_SUPPORTSean Rhodes2023-04-191-1/+1
* Revert "soc/intel/{tgl,adl}: Hook up D3ColdEnable UPD to D3COLD_SUPPORT"Michael Niewöhner2023-04-121-1/+1
* soc/intel/{adl, cmn, mtl}: Refactor MP Init related configsSubrata Banik2023-02-251-1/+1
* soc/intel/{tgl,adl}: Hook up D3ColdEnable UPD to D3COLD_SUPPORTSean Rhodes2023-02-201-1/+1
* soc/intel/alderlake: Disable package C-state demotion for Raptor LakeAnil Kumar2023-02-151-1/+6
* Revert "device: Add Kconfig options for D3COLD_SUPPORT and NO_S0IX_SUPPORT"Felix Singer2023-02-091-1/+1
* device: Add Kconfig options for D3COLD_SUPPORT and NO_S0IX_SUPPORTSean Rhodes2023-02-081-1/+1
* soc/intel/alderlake: Wait for panel power cycle to completeJeremy Compostella2023-01-261-0/+45
* soc/intel: Create common function to check PCH slotKapil Porwal2023-01-041-2/+2
* soc/intel/alderlake: Use common gpio.h includeDinesh Gehlot2022-12-271-2/+2
* soc/intel/alderlake: Add Raptor Lake device IDsMarx Wang2022-12-221-0/+1
* soc/intel/{adl, cmn/pcie}: Fix ASPM configuration enum definitionsSubrata Banik2022-12-151-12/+7
* soc/intel/alderlake: Disable L1 substates for PCIe compliance test modeBora Guvendik2022-12-151-1/+3
* src/soc/intel: Remove unnecessary space after castsElyes Haouas2022-11-261-1/+1
* soc/intel/alderlake: Add Raptor Lake device IDsLawrence Chang2022-10-251-0/+1
* soc/intel/alderlake_n: Enable FIVR VCCST ICCMax ControlV Sowmya2022-10-221-0/+9
* soc/intel/adl: Add config option to enable FSP-S SATA test modeLean Sheng Tan2022-09-301-0/+2
* soc/intel/alderlake: Explicitly disable Energy Efficiency TurboJeremy Compostella2022-09-201-0/+3
* soc/intel/alderlake: Set FSP-S GnaEnable based on devicetreeJeremy Soller2022-09-161-0/+7
* soc/intel/adl: Disable D3cold when legacy S3 is enabledLean Sheng Tan2022-09-121-1/+1
* soc/intel/alderlake: Remove dependency of FSP-S CpuMpPei ModuleSubrata Banik2022-09-051-10/+11
* soc/intel/alderlake: Fill ucode loading UPD if USE_FSP_MP_INIT enableSubrata Banik2022-08-161-1/+10
* Revert "soc/intel/alderlake: Enable energy efficiency turbo mode"Jeremy Compostella2022-08-131-2/+0
* soc/intel/alderlake: Add IRQ constraints for CPU PCIe portsTim Crawford2022-08-021-0/+6
* soc/intel/alderlake: Set VccIn Aux Imon IccMax for ADL-S 4+0 and 2+0Michał Żygowski2022-07-291-0/+2
* soc/intel/alderlake: Add support for more CPU PCIe RP UPDsTim Wawrzynczak2022-07-281-0/+6
* soc/intel/alderlake: Support PCIe hardware compliance test modeSridahr Siricilla2022-07-141-2/+6
* soc/intel/adl: Add support to configure package c-state demotionV Sowmya2022-07-081-0/+2
* soc/intel/alderlake: RPL-P power limits and VR settingsJeremy Compostella2022-07-041-1/+5
* soc/intel/alderlake: remove unnecessary test conditionJeremy Compostella2022-07-041-6/+2
* soc/intel/alderlake/fsp_params.c: Handle CnviWifiCore parameterMichał Żygowski2022-07-041-0/+6
* soc/intel/alderlake: add chipset devicetree for ADL-SMichał Kopeć2022-06-301-0/+5
* soc/intel/alderlake: Add ADL-S PCI IRQ constraintsMichał Żygowski2022-06-301-1/+180
* soc/intel/alderlake/fsp_params.c: Fill PCI SSID parametersMichał Żygowski2022-06-281-0/+65
* soc/intel/alderlake: Implement MultiPhase SI Init Index 2 callbackSubrata Banik2022-06-271-0/+11
* soc/intel/alderlake: add GPIO definitions for PCH-SMichał Kopeć2022-06-221-1/+1
* soc/intel/alderlake: Allow possible options for MP InitSubrata Banik2022-06-221-2/+10
* soc/intel/alderlake/fsp_params.c: Add VccIn Aux Imon IccMax for ADL-SMichał Żygowski2022-06-161-1/+7
* soc/intel/alderlake: Add support for PCIe slot & device detect timeoutCliff Huang2022-06-091-0/+4
* soc/intel/alderlake: Add chip config for DPA PreWakeleo.chou2022-05-251-0/+1
* soc/intel/alderlake: Update the VccIn Aux Imon IccMaxV Sowmya2022-05-181-0/+6
* soc/intel/alderlake: Add support for UFS controllerMeera Ravindranath2022-04-131-0/+5
* soc/intel/alderlake: Allow mainboard to configure USB2 Phy power gatingSridhar Siricilla2022-04-131-0/+2
* soc/intel/adl: Disable FSP debug output if !FSP_ENABLE_SERIAL_DEBUGSubrata Banik2022-04-111-2/+4
* soc/intel/alderlake: Hook up PAVP to KconfigLean Sheng Tan2022-04-071-0/+1
* soc/intel/alderlake: Hook up VrPowerDeliveryDesign to devicetreeLean Sheng Tan2022-04-071-0/+2
* soc/intel/alderlake: Use coreboot native event handler for FSP-M/SSubrata Banik2022-03-281-0/+3
View Lorry Controller Status