summaryrefslogtreecommitdiff
path: root/it87spi.c
diff options
context:
space:
mode:
authorstefanct <stefanct@2b7e53f0-3cfb-0310-b3e9-8179ed1497e1>2012-05-06 17:03:40 +0000
committerstefanct <stefanct@2b7e53f0-3cfb-0310-b3e9-8179ed1497e1>2012-05-06 17:03:40 +0000
commit73f705d7813e1e6d02754f6fdb5ee310fd83a8a4 (patch)
tree2fbeddbc906b96de794bd02794d73360124277d6 /it87spi.c
parent5822735a95c43cdf7292f455b674c0649abebd94 (diff)
downloadflashrom-73f705d7813e1e6d02754f6fdb5ee310fd83a8a4.tar.gz
dummyflasher: Add a status register to SPI chips.
Signed-off-by: Stefan Tauner <stefan.tauner@student.tuwien.ac.at> Acked-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@1532 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'it87spi.c')
-rw-r--r--it87spi.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/it87spi.c b/it87spi.c
index fa37d52..8119289 100644
--- a/it87spi.c
+++ b/it87spi.c
@@ -335,7 +335,7 @@ static int it8716f_spi_page_program(struct flashctx *flash, uint8_t *buf,
/* Wait until the Write-In-Progress bit is cleared.
* This usually takes 1-10 ms, so wait in 1 ms steps.
*/
- while (spi_read_status_register(flash) & JEDEC_RDSR_BIT_WIP)
+ while (spi_read_status_register(flash) & SPI_SR_WIP)
programmer_delay(1000);
return 0;
}