summaryrefslogtreecommitdiff
path: root/it87spi.c
diff options
context:
space:
mode:
authorhailfinger <hailfinger@2b7e53f0-3cfb-0310-b3e9-8179ed1497e1>2011-07-27 07:13:06 +0000
committerhailfinger <hailfinger@2b7e53f0-3cfb-0310-b3e9-8179ed1497e1>2011-07-27 07:13:06 +0000
commit9f952c201f37c3c11ff7542e2befe6832e4acc71 (patch)
treeff9f4d8bbe04e1e80755b43b36b990b74d6845b3 /it87spi.c
parent892f2a3364206c172be3a2b9d099da9ed2f41d53 (diff)
downloadflashrom-9f952c201f37c3c11ff7542e2befe6832e4acc71.tar.gz
Rename CHIP_BUSTYPE_FOO to BUS_FOO.
It's shorter to type, and we have less problems with the 80 column limit. Signed-off-by: Carl-Daniel Hailfinger <c-d.hailfinger.devel.2006@gmx.net> Acked-by: Uwe Hermann <uwe@hermann-uwe.de> git-svn-id: https://code.coreboot.org/svn/flashrom/trunk@1396 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
Diffstat (limited to 'it87spi.c')
-rw-r--r--it87spi.c2
1 files changed, 1 insertions, 1 deletions
diff --git a/it87spi.c b/it87spi.c
index 54f41fa..9ed71dc 100644
--- a/it87spi.c
+++ b/it87spi.c
@@ -193,7 +193,7 @@ static uint16_t it87spi_probe(uint16_t port)
free(portpos);
exit_conf_mode_ite(port);
it8716f_flashport = flashport;
- if (buses_supported & CHIP_BUSTYPE_SPI)
+ if (buses_supported & BUS_SPI)
msg_pdbg("Overriding chipset SPI with IT87 SPI.\n");
/* FIXME: Add the SPI bus or replace the other buses with it? */
register_spi_programmer(&spi_programmer_it87xx);