summaryrefslogtreecommitdiff
path: root/ichspi.c
Commit message (Expand)AuthorAgeFilesLines
* Add a bunch of new/tested stuff and various small changes 10stefanct2012-02-161-2/+2
* ichspi.c: warn user and disable writes when a protected address range is dete...stefanct2012-02-161-25/+74
* Have all programmer init functions register bus masters/programmershailfinger2011-12-201-6/+6
* Add struct flashctx * parameter to all functions accessing flash chips.hailfinger2011-12-181-16/+18
* Use struct flashctx instead of struct flashchip for flash chip accesshailfinger2011-12-141-4/+4
* Unsignify lengths and addresses in chip functions and structsstefanct2011-11-231-2/+4
* ichspi: fix ich_init_opcodes() calls in ich_init_spi()stefanct2011-11-131-2/+2
* Register Parallel/LPC/FWH programmers the same way SPI programmers are regist...hailfinger2011-11-091-1/+1
* ichspi: print flash descriptor dependent information only when it is validstefanct2011-11-081-26/+33
* ichspi: add support for Intel Hardware Sequencingstefanct2011-11-081-10/+292
* ichspi: use a variable to distinguish ich generations instead of spi_programm...stefanct2011-11-061-52/+37
* ichspi: add (partially) dead support code for Intel Hardware Sequencingstefanct2011-10-201-13/+84
* ichspi: inform the user about the consequences of the security override strapstefanct2011-09-181-0/+6
* ichspi: unlock PR register restrictions on ICH8+ if not locked downstefanct2011-09-171-0/+27
* ichspi: add prettyprinting for PR registers on ICH8+stefanct2011-09-171-14/+30
* ichspi: don't touch the nonexistent(?) BBAR register on ICH8stefanct2011-09-171-14/+12
* ichspi: improve prettyprint_opcodesstefanct2011-09-171-12/+23
* ichspi: add ICH/PCH flash descriptor decoding via FDOC/FDODstefanct2011-09-151-11/+47
* Remove unneeded inclusions of chipdrivers.hstefanct2011-08-161-1/+0
* ichspi.c: refactor filling and reading the fdata/spid registersstefanct2011-08-091-78/+57
* Random whitespace and coding-style fixes.uwe2011-07-281-1/+1
* Rename CHIP_BUSTYPE_FOO to BUS_FOO.hailfinger2011-07-271-1/+1
* ichspi.c: do not print PBR[3] for ICH7 because it does not existstefanct2011-07-241-1/+1
* ichspi.c: print FADDR in ich_init_spistefanct2011-07-071-0/+2
* ichspi.c: preserve reserved bits in address registersstefanct2011-07-011-5/+8
* ichspi.c: add FPB (Flash Partition Boundary) macros and init printingstefanct2011-07-011-0/+7
* ichspi.c: simplify ich_set_bbarstefanct2011-07-011-27/+21
* ichspi.c: make REGWRITE* macros saferstefanct2011-07-011-3/+3
* ichspi.c: add missing ICH9 register macros and eliminate magic numbersstefanct2011-06-121-24/+33
* use the max_data_read field of the new spi_programmer struct to simplify run_...stefanct2011-06-111-25/+25
* ichspi.c: add macros and pretty printing for HSFS and HSFCstefanct2011-06-111-12/+62
* ichspi.c: add pretty printing for SSFS+SSFC and the OPCODE structstefanct2011-06-111-6/+51
* ichspi.c: improve macros for SSFS and SSFC bitsstefanct2011-06-111-21/+36
* small fixesstefanct2011-05-281-4/+5
* ichspi: fix detection of unused regionsstefanct2011-05-261-1/+1
* whitespace, documentation and other small stuffstefanct2011-05-191-25/+30
* kill central list of SPI programmersmkarcher2011-05-111-14/+43
* Factor out SPI write/read chunking wrappers.mkarcher2011-05-111-20/+0
* Revert MMIO space writes on shutdown as needed.hailfinger2011-05-031-16/+34
* improve output in case run_opcode failsmkarcher2011-04-291-5/+20
* ichspi: Increase timeout to 60s for atomic operationsmkarcher2011-04-291-4/+18
* Proper error handling for ICH/VIA SPI:hailfinger2011-03-171-22/+80
* This patch reduces the stack usage by declaring 'const' stack variableskrause2011-01-171-2/+2
* Dump all VIA SPI registers like for ICH7.hailfinger2010-11-241-7/+49
* Implement on-the-fly reprogramming of the ICH SPI OPCODE table.hailfinger2010-10-051-20/+79
* Add support for Intel 5 Series / 3400 Series chipsetsmkarcher2010-08-111-1/+3
* Split off programmer.h from flash.h.hailfinger2010-07-271-0/+1
* Move Intel SPI initialisation to ichspi.cmkarcher2010-07-221-3/+210
* We have a generic unlocking infrastructure. Use it for SPI chips.hailfinger2010-07-141-1/+0
* Convert SPI chips to partial write, but wrap the write functions in ahailfinger2010-07-141-23/+2
View Lorry Controller Status