summaryrefslogtreecommitdiff
path: root/compiler/mips/rmipsstd.inc
diff options
context:
space:
mode:
authorsergei <sergei@3ad0048d-3df7-0310-abae-a5850022a9f2>2014-06-17 23:15:34 +0000
committersergei <sergei@3ad0048d-3df7-0310-abae-a5850022a9f2>2014-06-17 23:15:34 +0000
commitb3ca27b1f96aed59b56e7d4e539c795add70619b (patch)
tree588bb1fc8f025f62b664f7aa76279ae1053cdc76 /compiler/mips/rmipsstd.inc
parent0e0faa1c01eb3f042e0a6628b058408cf1a0300c (diff)
downloadfpc-b3ca27b1f96aed59b56e7d4e539c795add70619b.tar.gz
* MIPS: updated registers, dropped special registers not recognized by GAS (actually, "pc" is recognized, but it is used only for MIPS16 mode, so it is easier to add back if/when this mode is supported), added FPU condition code registers ($fcc0..$fcc7).
* cpubase.pas, std_regname: changed logic to lookup known names for special registers before resorting to default name, so that $fcc0..$fcc7 can be used as operands. git-svn-id: http://svn.freepascal.org/svn/fpc/trunk@27992 3ad0048d-3df7-0310-abae-a5850022a9f2
Diffstat (limited to 'compiler/mips/rmipsstd.inc')
-rw-r--r--compiler/mips/rmipsstd.inc17
1 files changed, 8 insertions, 9 deletions
diff --git a/compiler/mips/rmipsstd.inc b/compiler/mips/rmipsstd.inc
index 1b23ada747..f68fa453a8 100644
--- a/compiler/mips/rmipsstd.inc
+++ b/compiler/mips/rmipsstd.inc
@@ -64,12 +64,11 @@
'f29',
'f30',
'f31',
-'PC',
-'HI',
-'LO',
-'CR',
-'fcr0',
-'fcr25',
-'fcr26',
-'fcr28',
-'fcsr'
+'fcc0',
+'fcc1',
+'fcc2',
+'fcc3',
+'fcc4',
+'fcc5',
+'fcc6',
+'fcc7'