summaryrefslogtreecommitdiff
path: root/tests/webtbs/tw11033.pp
blob: 6d89d30a88f87f14cec51f464252a97bbe38e998 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
{$ifdef fpc}
{$mode objfpc}
{$endif fpc}
program t;

uses SysUtils,variants;

var a, b: Variant;

procedure test_or(i : Integer);
var
  v : variant;
begin
  try
    v:=a or b;
    if v<>i then
      halt(1);
    writeln(v);
  except
    on E: exception do writeln(e.message);
  end;
end;


procedure test_and(i : Integer);
var
  v : variant;
begin
  try
    v:=a and b;
    if v<>i then
      halt(1);
    writeln(v);
  except
    on E: exception do writeln(e.message);
  end;
end;


procedure test_xor(i : Integer);
var
  v : variant;
begin
  try
    v:=a xor b;
    if v<>i then
      halt(1);
    writeln(v);
  except
    on E: exception do writeln(e.message);
  end;
end;


procedure test_div(i : Integer);
var
  v : variant;
begin
  try
    v:=a div b;
    if v<>i then
      halt(1);
    writeln(v);
  except
    on E: exception do writeln(e.message);
  end;
end;


procedure test_mod(i : Integer);
var
  v : variant;
begin
  try
    v:=a mod b;
    if v<>i then
      halt(1);
    writeln(v);
  except
    on E: exception do writeln(e.message);
  end;
end;


procedure test_shl(i : Integer);
var
  v : variant;
begin
  try
    v:=a shl b;
    if v<>i then
      halt(1);
    writeln(v);
  except
    on E: exception do writeln(e.message);
  end;
end;

procedure test_shr(i : Integer);
var
  v : variant;
begin
  try
    v:=a shr b;
    if v<>i then
      halt(1);
    writeln(v);
  except
    on E: exception do writeln(e.message);
  end;
end;


begin
  a := Integer(1);
  b := 2.0;
  write('or: '); test_or(3);
  write('and: '); test_and(0);
  write('xor: '); test_xor(3);
  write('div: '); test_div(0);
  write('mod: '); test_mod(1);
  write('shl: '); test_shl(4);
  write('shr: '); test_shr(0);
  writeln('ok');
end.