summaryrefslogtreecommitdiff
path: root/FreeRTOS/Source/portable/IAR
Commit message (Expand)AuthorAgeFilesLines
* Update version numbers in preparation for V8.2.0 release candidate 1.rtel2014-12-2172-1009/+2568
* + Update demos that use FreeRTOS+Trace to work with the latest trace recorder...rtel2014-12-187-50/+50
* + New feature added: Task notifications.rtel2014-12-154-44/+58
* Core kernel code:rtel2014-10-152-13/+14
* Core kernel files:rtel2014-10-081-0/+1
* Update version number to 8.1.2 after moving the defaulting of configUSE_PORT_...rtel2014-09-0272-72/+88
* Update version number to 8.1.1 for patch release that re-enables mutexes to b...rtel2014-08-2972-72/+72
* ***IMMINENT RELEASE NOTICE***rtel2014-08-1672-72/+72
* Demo application related:rtel2014-08-163-9/+30
* General maintenance - changing comments and correcting spellings only.rtel2014-08-041-0/+5
* Cortex-A5 IAR port:rtel2014-08-031-6/+5
* Cortex-A5 IAR port baseline prior to removing all SAMA5 specifics to make it ...rtel2014-08-034-14/+15
* Continue working on the GIC-less Cortex-A5 port for IAR:rtel2014-07-293-19/+26
* Rename ARM_CAx_No_GIC ARM_CA5_No_GIC and add FreeRTOSConfig setting to specif...rtel2014-07-124-0/+4
* Add new port layer for Cortex-A devices without the means to mask interrupt p...rtel2014-07-124-0/+856
* Default the definition of portASSERT_IF_IN_ISR() to nothing if it is not defi...rtel2014-06-161-0/+10
* Add code to assert() if non ISR safe API function is called from ISR in IAR a...rtel2014-06-144-1/+29
* Update version number ready for release.rtel2014-04-2468-268/+268
* Update Cortex-A port layers to ensure the ICCRPR and ICCPMR registers are alw...rtel2014-03-252-7/+7
* Update version number to V8.0.0 (without the release candidate number).rtel2014-02-1868-68/+68
* Add configCLEAR_TICK_INTERRUPT() to the IAR and RVDS Cortex-A9 ports.rtel2014-02-043-4/+10
* Introduce xTimerPendFunctionCall().rtel2014-01-251-10/+41
* Add extern 'C' to FreeRTOS.h.rtel2014-01-172-3/+2
* Introduce configENABLE_BACKWARD_COMPATIBILITY to allow the #defines that prov...rtel2014-01-131-4/+4
* Add additional NOP after EINT instruction in MSP430 ports.rtel2014-01-102-4/+4
* Map portTICK_RATE_MS to portTICK_PERIOD_MS.rtel2014-01-0521-24/+24
* Minor tidy ups that don't effect code generation, plus:rtel2014-01-052-2/+2
* Change version numbers ready for V8.0.0 release candidate 1 tag.rtel2013-12-3168-68/+68
* Add xEventGroupClearBitsFromISR() and xEventGroupGetBitsFromISR() functions.rtel2013-12-3119-19/+19
* Minor updates to demo projects to ensure correct building with V8 rc1.rtel2013-12-302-11/+11
* Revert some library files back to using standard types as they are not FreeRT...rtel2013-12-293-56/+56
* Replace standard types with stdint.h types.rtel2013-12-2943-848/+936
* Force the SysTick clock bit to be set in Cortex-M3 and Cortex-M4F bits if con...rtel2013-12-152-4/+14
* Update Cortex-M3 and Cortex-M4F ports to allow the SysTick to be clocked at a...rtel2013-12-124-27/+36
* Multiple tidy up, documentation corrections and typo corrections highlighted ...rtel2013-11-2824-54/+65
* Change version numbers in preparation for V7.6.0 release.richardbarry2013-11-0868-68/+68
* Ensure the definition of prvTaskExitError()does not result in a compiler warn...richardbarry2013-11-071-3/+3
* Update the Keil and IAR CM0 port layers to match the changes made to the GCC ...richardbarry2013-10-221-22/+16
* Update FreeRTOS version number to V7.5.3richardbarry2013-10-1468-68/+136
* Add some defensive programming in the default tickless mode in case the appli...richardbarry2013-10-082-5/+56
* Introduce the prvTaskExitError() function for all ARM_CMn ports.richardbarry2013-10-082-22/+57
* Clear up a few compiler warnings.richardbarry2013-10-071-1/+22
* Make Cortex-M0 set/clear interrupt flag from ISR functions nestable.richardbarry2013-09-013-53/+65
* Fix a few typos and remove the "register" keyword.richardbarry2013-08-161-1/+1
* Add additional critical section to the default tickless implementations.richardbarry2013-07-2468-86/+90
* Update version number.richardbarry2013-07-2350-50/+50
* Update the Cortex-M vPortValidateInterruptPriority() implementation to ensure...richardbarry2013-07-232-52/+102
* Minor updates and change version number for V7.5.0 release.richardbarry2013-07-1750-1787/+1287
* Linting and MISRA checkingrichardbarry2013-07-151-5/+5
* Update RX ports to only include additional check on the existing IPL (so it i...richardbarry2013-07-132-32/+30
View Lorry Controller Status