summaryrefslogtreecommitdiff
path: root/FreeRTOS/Demo/CORTEX_M0+_LPC51U68_GCC_IAR_KEIL/app/IntQueueTimer.c
blob: 2bf143344117366d86eb6c8024799a6a5f3c9a74 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
/*
 * FreeRTOS Kernel V10.2.1
 * Copyright (C) 2019 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a copy of
 * this software and associated documentation files (the "Software"), to deal in
 * the Software without restriction, including without limitation the rights to
 * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
 * the Software, and to permit persons to whom the Software is furnished to do so,
 * subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in all
 * copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
 * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
 * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
 * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
 * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
 *
 * http://www.FreeRTOS.org
 * http://aws.amazon.com/freertos
 *
 * 1 tab == 4 spaces!
 */

/* Scheduler includes. */
#include "FreeRTOS.h"
#include "task.h"

/* Demo includes. */
#include "IntQueueTimer.h"
#include "IntQueue.h"

/* Driver APIs.*/
#include "fsl_ctimer.h"

/* The priorities for the two timers.  Note that a priority of 0 is the highest
possible on Cortex-M devices. */
#define tmrMAX_PRIORITY				( 0UL )
#define trmSECOND_HIGHEST_PRIORITY ( tmrMAX_PRIORITY + 1 )

void vInitialiseTimerForIntQueueTest( void )
{
ctimer_config_t xConfigTimer0, xConfigTimer1;
ctimer_match_config_t xConfigInterrupt = { 0 };

	memset( &xConfigTimer0, 0x00, sizeof( xConfigTimer0 ) );
	memset( &xConfigTimer1, 0x00, sizeof( xConfigTimer1 ) );

	/* Enable peripheral bus clock for CTIMER0 and CTIMER1. */
	CLOCK_EnableClock( kCLOCK_Ctimer0 );
	CLOCK_EnableClock( kCLOCK_Ctimer1 );

	/* Interrupt settings for timers --
	A timer will generates an interrupt when the count matches the value specified.
	Timer will reset itself and restart the count. The interrupt frequency is fairly
	arbitrary, in a sense that all we need to make sure is IRQs are triggered so that
	queues have items for tasks to process. */
	xConfigInterrupt.enableCounterReset = true;
	xConfigInterrupt.enableCounterStop = false;
	xConfigInterrupt.enableInterrupt = true;
	xConfigInterrupt.matchValue = 0xFFFFF;
	xConfigInterrupt.outControl = kCTIMER_Output_NoAction;
	xConfigInterrupt.outPinInitState = true;

	/* Configuration settings for timers. */
	CTIMER_GetDefaultConfig( &xConfigTimer0 );
	xConfigTimer0.prescale = 1;

	CTIMER_GetDefaultConfig( &xConfigTimer1 );
	xConfigTimer1.prescale = 2;

	/* Initialize timers. */
	CTIMER_Init( CTIMER0, &xConfigTimer0 );
	CTIMER_SetupMatch( CTIMER0, kCTIMER_Match_0, &xConfigInterrupt );

	CTIMER_Init( CTIMER1, &xConfigTimer1 );
	CTIMER_SetupMatch( CTIMER1, kCTIMER_Match_0, &xConfigInterrupt );

	/* Don't generate interrupts until the scheduler has been started.
	Interrupts will be automatically enabled when the first task starts
	running. */
	taskDISABLE_INTERRUPTS();

	/* Set the timer interrupts to be above the kernel.  The interrupts are
	assigned different priorities so they nest with each other. */
	NVIC_SetPriority( CTIMER0_IRQn, trmSECOND_HIGHEST_PRIORITY );
	NVIC_SetPriority( CTIMER1_IRQn, tmrMAX_PRIORITY );

	/* Enable the timer interrupts. */
	NVIC_EnableIRQ( CTIMER0_IRQn );
	NVIC_EnableIRQ( CTIMER1_IRQn );

	/* Start timers. */
	CTIMER_StartTimer( CTIMER0 );
	CTIMER_StartTimer( CTIMER1 );
}
/*-----------------------------------------------------------*/

void CTIMER0_IRQHandler( void )
{
uint32_t ulInterruptStatus;

	/* Get Interrupt status flags */
	ulInterruptStatus = CTIMER_GetStatusFlags( CTIMER0 );

	/* Clear the status flags that were set */
	CTIMER_ClearStatusFlags( CTIMER0, ulInterruptStatus );

	portEND_SWITCHING_ISR( xFirstTimerHandler() );
}
/*-----------------------------------------------------------*/

void CTIMER1_IRQHandler(void)
{
uint32_t ulInterruptStatus;

	/* Get Interrupt status flags */
	ulInterruptStatus = CTIMER_GetStatusFlags( CTIMER1 );

	/* Clear the status flags that were set */
	CTIMER_ClearStatusFlags( CTIMER1, ulInterruptStatus );

	portEND_SWITCHING_ISR( xSecondTimerHandler() );
}
/*-----------------------------------------------------------*/