blob: b9302529d79e141aef5d673047e967b4d248459e (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
|
/* Copyright 2018 SiFive, Inc */
/* SPDX-License-Identifier: Apache-2.0 */
#include <metal/machine/platform.h>
#ifdef METAL_SIFIVE_GPIO_SWITCHES
#include <string.h>
#include <metal/drivers/riscv_cpu.h>
#include <metal/drivers/sifive_gpio-switches.h>
#include <metal/machine.h>
int __metal_driver_switch_exist (struct metal_switch *flip, char *label)
{
if (strcmp(__metal_driver_sifive_gpio_switch_label(flip), label) == 0) {
return 1;
}
return 0;
}
struct metal_interrupt *
__metal_driver_switch_interrupt_controller(struct metal_switch *flip)
{
return __metal_driver_sifive_gpio_switch_interrupt_controller(flip);
}
int __metal_driver_switch_get_interrupt_id(struct metal_switch *flip)
{
int irq, max_irq;
struct metal_interrupt *irc;
irq = __metal_driver_sifive_gpio_switch_interrupt_line(flip);
irc = __metal_driver_sifive_gpio_switch_interrupt_controller(flip);
if (irc != NULL) {
max_irq = _metal_interrupt_command_request(irc,
METAL_MAX_INTERRUPT_GET,
NULL);
if (irq < max_irq) {
return _metal_interrupt_command_request(irc,
METAL_INDEX_INTERRUPT_GET,
(void *)&irq);
}
}
return METAL_INTERRUPT_ID_LCMX;
}
__METAL_DEFINE_VTABLE(__metal_driver_vtable_sifive_switch) = {
.switch_vtable.switch_exist = __metal_driver_switch_exist,
.switch_vtable.interrupt_controller = __metal_driver_switch_interrupt_controller,
.switch_vtable.get_interrupt_id = __metal_driver_switch_get_interrupt_id,
};
#endif
|
