1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
371
372
373
374
375
376
377
378
379
380
381
382
383
384
385
386
387
388
389
390
391
392
393
394
395
396
397
398
399
400
401
402
403
404
405
406
407
408
409
410
411
412
413
414
415
416
417
418
419
420
421
422
423
424
425
426
427
428
429
430
431
432
433
434
435
436
437
438
439
440
441
442
443
444
445
446
447
448
449
450
451
|
;/*
; * FreeRTOS Kernel V10.3.0
; * Copyright (C) 2020 Amazon.com, Inc. or its affiliates. All Rights Reserved.
; *
; * Permission is hereby granted, free of charge, to any person obtaining a copy of
; * this software and associated documentation files (the "Software"), to deal in
; * the Software without restriction, including without limitation the rights to
; * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
; * the Software, and to permit persons to whom the Software is furnished to do so,
; * subject to the following conditions:
; *
; * The above copyright notice and this permission notice shall be included in all
; * copies or substantial portions of the Software.
; *
; * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
; * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
; * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
; * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
; * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
; * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
; *
; * http://www.FreeRTOS.org
; * http://aws.amazon.com/freertos
; *
; * 1 tab == 4 spaces!
; */
.import _ulRegTest1CycleCount
.import _ulRegTest2CycleCount
.import _vPortYield
.export _vRegTest1Task
.export _vRegTest2Task
.section P, code, align=4
_vRegTest1Task:
; Fill the registers with known values.
mov #2, r1
mov #3, r2
mov #4, r3
mov #5, r4
mov #6, r5
mov #7, r6
mov #8, r7
mov #9, r8
mov #10, r9
mov #11, r10
mov #12, r11
mov #13, r12
mov #14, r13
mov #15, r14
mov #16, r0
lds r0, macl
mov #17, r0
lds r0, mach
mov #18, r0
ldc r0, gbr
; Also fill the flop registers with known values.
lds r1, fpul
fsts fpul, fr1
lds r2, fpul
fsts fpul, fr2
lds r3, fpul
fsts fpul, fr3
lds r4, fpul
fsts fpul, fr4
lds r5, fpul
fsts fpul, fr5
lds r6, fpul
fsts fpul, fr6
lds r7, fpul
fsts fpul, fr7
lds r8, fpul
fsts fpul, fr8
lds r9, fpul
fsts fpul, fr9
lds r10, fpul
fsts fpul, fr10
lds r11, fpul
fsts fpul, fr11
lds r12, fpul
fsts fpul, fr12
lds r13, fpul
fsts fpul, fr13
lds r14, fpul
fsts fpul, fr14
_vRegTest1Loop:
; Reset r1 which was used in the tests.
mov #2, r1
; Test that the registers still contain the expected values. If not, jump to
; vRegTestError, which will stop this function looping and so cause it to stop
; incrementing its loop counter. Both the standard and flop registers are
; checked.
mov #2, r0
cmp/eq r0, r1
bf _vRegTest1Error
flds fr1, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #3, r0
cmp/eq r0, r2
bf _vRegTest1Error
flds fr2, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #4, r0
cmp/eq r0, r3
bf _vRegTest1Error
flds fr3, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #5, r0
cmp/eq r0, r4
bf _vRegTest1Error
flds fr4, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #6, r0
cmp/eq r0, r5
bf _vRegTest1Error
flds fr5, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #7, r0
cmp/eq r0, r6
bf _vRegTest1Error
flds fr6, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #8, r0
cmp/eq r0, r7
bf _vRegTest1Error
flds fr7, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #9, r0
cmp/eq r0, r8
bf _vRegTest1Error
flds fr8, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #10, r0
cmp/eq r0, r9
bf _vRegTest1Error
flds fr9, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #11, r0
cmp/eq r0, r10
bf _vRegTest1Error
flds fr10, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #12, r0
cmp/eq r0, r11
bf _vRegTest1Error
flds fr11, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #13, r0
cmp/eq r0, r12
bf _vRegTest1Error
flds fr12, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #14, r0
cmp/eq r0, r13
bf _vRegTest1Error
flds fr13, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
mov #15, r0
cmp/eq r0, r14
bf _vRegTest1Error
flds fr14, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest1Error
sts macl, r0
mov #16, r1
cmp/eq r0, r1
bf _vRegTest1Error
sts mach, r0
mov #17, r1
cmp/eq r0, r1
bf _vRegTest1Error
stc gbr, r0
mov #18, r1
cmp/eq r0, r1
bf _vRegTest1Error
; Increment the loop counter to indicate that this task is still running and
; still healthy.
mov.l #_ulRegTest1CycleCount, r0
mov.l @r0, r1
add #1, r1
mov.l r1, @r0
; Jump back to test all the registers again.
bra _vRegTest1Loop
nop
;-----------------------------------------------------------
_vRegTest1Error:
bra _vRegTest1Error
nop
;-----------------------------------------------------------
_vRegTest2Task:
; Fill the standard registers with known values.
mov #12, r1
mov #13, r2
mov #14, r3
mov #15, r4
mov #16, r5
mov #17, r6
mov #18, r7
mov #19, r8
mov #110, r9
mov #111, r10
mov #112, r11
mov #113, r12
mov #114, r13
mov #115, r0
lds r0, macl
mov #116, r0
lds r0, mach
mov #117, r0
ldc r0, gbr
; Also fill the flop registers with known values.
lds r1, fpul
fsts fpul, fr1
lds r2, fpul
fsts fpul, fr2
lds r3, fpul
fsts fpul, fr3
lds r4, fpul
fsts fpul, fr4
lds r5, fpul
fsts fpul, fr5
lds r6, fpul
fsts fpul, fr6
lds r7, fpul
fsts fpul, fr7
lds r8, fpul
fsts fpul, fr8
lds r9, fpul
fsts fpul, fr9
lds r10, fpul
fsts fpul, fr10
lds r11, fpul
fsts fpul, fr11
lds r12, fpul
fsts fpul, fr12
lds r13, fpul
fsts fpul, fr13
lds r14, fpul
fsts fpul, fr14
_vRegTest2Loop:
; Reset r1 which was used in the tests.
mov #12, r1
; Test that the registers still contain the expected values. If not, jump to
; vRegTestError, which will stop this function looping and so cause it to stop
; incrementing its loop counter. Both the standard and flop registers are
; checked.
mov #12, r0
cmp/eq r0, r1
bf _vRegTest2Error
flds fr1, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #13, r0
cmp/eq r0, r2
bf _vRegTest2Error
flds fr2, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #14, r0
cmp/eq r0, r3
bf _vRegTest2Error
flds fr3, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #15, r0
cmp/eq r0, r4
bf _vRegTest2Error
flds fr4, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #16, r0
cmp/eq r0, r5
bf _vRegTest2Error
flds fr5, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #17, r0
cmp/eq r0, r6
bf _vRegTest2Error
flds fr6, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #18, r0
cmp/eq r0, r7
bf _vRegTest2Error
flds fr7, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #19, r0
cmp/eq r0, r8
bf _vRegTest2Error
flds fr8, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #110, r0
cmp/eq r0, r9
bf _vRegTest2Error
flds fr9, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #111, r0
cmp/eq r0, r10
bf _vRegTest2Error
flds fr10, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #112, r0
cmp/eq r0, r11
bf _vRegTest2Error
flds fr11, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #113, r0
cmp/eq r0, r12
bf _vRegTest2Error
flds fr12, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
mov #114, r0
cmp/eq r0, r13
bf _vRegTest2Error
flds fr13, fpul
sts fpul, r1
cmp/eq r0, r1
bf _vRegTest2Error
sts macl, r0
mov #115, r1
cmp/eq r0, r1
bf _vRegTest2Error
sts mach, r0
mov #116, r1
cmp/eq r0, r1
bf _vRegTest2Error
stc gbr, r0
mov #117, r1
cmp/eq r0, r1
bf _vRegTest2Error
; Increment the loop counter to indicate that this task is still running and
; still healthy.
mov.l #_ulRegTest2CycleCount, r0
mov.l @r0, r1
add #1, r1
mov.l r1, @r0
; Jump back to test all the registers again.
bra _vRegTest2Loop
nop
;-----------------------------------------------------------
_vRegTest2Error:
bra _vRegTest2Error
nop
.end
|
