summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authordavem <davem@138bc75d-0d04-0410-961f-82ee72b054a4>1998-06-26 13:04:40 +0000
committerdavem <davem@138bc75d-0d04-0410-961f-82ee72b054a4>1998-06-26 13:04:40 +0000
commitb8430a2d72bde7d76df3a364dda92bb0095862ac (patch)
treec0dc0fe2e0186aca62cf8248b6b7d8b8b9ac407a
parentae175e8f91b1c85bd231df674cd6b2e87a75e735 (diff)
downloadgcc-b8430a2d72bde7d76df3a364dda92bb0095862ac.tar.gz
* config/sparc/sparc.h (REGNO_OK_FOR_{INDEX,BASE,FP,CCFP}_P):
Explicitly mark the constant being compared against as unsigned. * config/sparc/sparc.c (sparc_select, cpu_default, cpu_table): Fully initialize final members. (mem_aligned_8): Explicit init of offset to zero. (output_function_prologue): Explicit init of n_regs to zero. (output_function_epilogue): Likewise, and mark arg size as unused. (init_cumulative_args): Mark libname and indirect as unused. (function_arg_pass_by_reference): Likewise for cum and named. (sparc_builtin_saveregs): Likewise for arglist. (sparc_flat_eligible_for_epilogue_delay): Likewise for slot. git-svn-id: svn+ssh://gcc.gnu.org/svn/gcc/trunk@20739 138bc75d-0d04-0410-961f-82ee72b054a4
-rw-r--r--gcc/ChangeLog15
-rw-r--r--gcc/config/sparc/sparc.c25
-rw-r--r--gcc/config/sparc/sparc.h12
3 files changed, 35 insertions, 17 deletions
diff --git a/gcc/ChangeLog b/gcc/ChangeLog
index 9ac7679cc5c..87a4a7a87f0 100644
--- a/gcc/ChangeLog
+++ b/gcc/ChangeLog
@@ -1,3 +1,18 @@
+Fri Jun 26 11:54:11 1998 David S. Miller <davem@pierdol.cobaltmicro.com>
+
+ * config/sparc/sparc.h (REGNO_OK_FOR_{INDEX,BASE,FP,CCFP}_P):
+ Explicitly mark the constant being compared against as unsigned.
+ * config/sparc/sparc.c (sparc_select, cpu_default, cpu_table):
+ Fully initialize final members.
+ (mem_aligned_8): Explicit init of offset to zero.
+ (output_function_prologue): Explicit init of n_regs to zero.
+ (output_function_epilogue): Likewise, and mark arg size as
+ unused.
+ (init_cumulative_args): Mark libname and indirect as unused.
+ (function_arg_pass_by_reference): Likewise for cum and named.
+ (sparc_builtin_saveregs): Likewise for arglist.
+ (sparc_flat_eligible_for_epilogue_delay): Likewise for slot.
+
Fri Jun 26 06:58:54 1998 Richard Earnshaw (rearnsha@arm.com)
* arm.h (SECONDARY_INPUT_RELOAD_CLASS): Only need a secondary reload
diff --git a/gcc/config/sparc/sparc.c b/gcc/config/sparc/sparc.c
index 4bdaaae22d7..343fac88e5e 100644
--- a/gcc/config/sparc/sparc.c
+++ b/gcc/config/sparc/sparc.c
@@ -139,7 +139,7 @@ struct sparc_cpu_select sparc_select[] =
{ (char *)0, "default", 1, 1 },
{ (char *)0, "-mcpu=", 1, 1 },
{ (char *)0, "-mtune=", 1, 0 },
- { 0, 0 }
+ { 0, 0, 0, 0 }
};
/* CPU type. This is set from TARGET_CPU_DEFAULT and -m{cpu,tune}=xxx. */
@@ -176,7 +176,7 @@ sparc_override_options ()
{ TARGET_CPU_supersparc, "supersparc" },
{ TARGET_CPU_v9, "v9" },
{ TARGET_CPU_ultrasparc, "ultrasparc" },
- { 0 }
+ { 0, 0 }
};
struct cpu_default *def;
/* Table of values for -m{cpu,tune}=. */
@@ -202,7 +202,7 @@ sparc_override_options ()
{ "v9", PROCESSOR_V9, MASK_ISA, MASK_V9 },
/* TI ultrasparc */
{ "ultrasparc", PROCESSOR_ULTRASPARC, MASK_ISA, MASK_V9 },
- { 0 }
+ { 0, 0, 0, 0 }
};
struct cpu_table *cpu;
struct sparc_cpu_select *sel;
@@ -1878,7 +1878,7 @@ mem_aligned_8 (mem)
assumption. */
/* See what register we use in the address. */
- base = 0;
+ base = offset = 0;
if (GET_CODE (addr) == PLUS)
{
if (GET_CODE (XEXP (addr, 0)) == REG
@@ -3659,6 +3659,7 @@ output_function_prologue (file, size, leaf_function)
base = frame_base_name;
}
+ n_regs = 0;
if (TARGET_EPILOGUE && ! leaf_function)
/* ??? Originally saved regs 0-15 here. */
n_regs = save_regs (file, 0, 8, base, offset, 0, real_offset);
@@ -3684,7 +3685,7 @@ output_function_prologue (file, size, leaf_function)
void
output_function_epilogue (file, size, leaf_function)
FILE *file;
- int size;
+ int size ATTRIBUTE_UNUSED;
int leaf_function;
{
char *ret;
@@ -3731,6 +3732,7 @@ output_function_epilogue (file, size, leaf_function)
base = frame_base_name;
}
+ n_regs = 0;
if (TARGET_EPILOGUE && ! leaf_function)
/* ??? Originally saved regs 0-15 here. */
n_regs = restore_regs (file, 0, 8, base, offset, 0);
@@ -3867,8 +3869,9 @@ output_function_epilogue (file, size, leaf_function)
void
init_cumulative_args (cum, fntype, libname, indirect)
CUMULATIVE_ARGS *cum;
- tree fntype, libname;
- int indirect;
+ tree fntype;
+ tree libname ATTRIBUTE_UNUSED;
+ int indirect ATTRIBUTE_UNUSED;
{
cum->words = 0;
cum->prototype_p = fntype && TYPE_ARG_TYPES (fntype);
@@ -4515,10 +4518,10 @@ function_arg_partial_nregs (cum, mode, type, named)
int
function_arg_pass_by_reference (cum, mode, type, named)
- const CUMULATIVE_ARGS *cum;
+ const CUMULATIVE_ARGS *cum ATTRIBUTE_UNUSED;
enum machine_mode mode;
tree type;
- int named;
+ int named ATTRIBUTE_UNUSED;
{
if (TARGET_ARCH32)
{
@@ -4667,7 +4670,7 @@ function_value (type, mode, incoming_p)
rtx
sparc_builtin_saveregs (arglist)
- tree arglist;
+ tree arglist ATTRIBUTE_UNUSED;
{
int first_reg = current_function_args_info.words;
rtx address;
@@ -6408,7 +6411,7 @@ sparc_flat_epilogue_delay_slots ()
int
sparc_flat_eligible_for_epilogue_delay (trial, slot)
rtx trial;
- int slot;
+ int slot ATTRIBUTE_UNUSED;
{
rtx pat = PATTERN (trial);
diff --git a/gcc/config/sparc/sparc.h b/gcc/config/sparc/sparc.h
index 44a6bc200de..198f256ba6c 100644
--- a/gcc/config/sparc/sparc.h
+++ b/gcc/config/sparc/sparc.h
@@ -2245,16 +2245,16 @@ extern struct rtx_def *sparc_builtin_saveregs ();
has been allocated, which happens in local-alloc.c. */
#define REGNO_OK_FOR_INDEX_P(REGNO) \
-((REGNO) < 32 || (unsigned) reg_renumber[REGNO] < 32)
+((REGNO) < 32 || (unsigned) reg_renumber[REGNO] < 32U)
#define REGNO_OK_FOR_BASE_P(REGNO) \
-((REGNO) < 32 || (unsigned) reg_renumber[REGNO] < 32)
+((REGNO) < 32 || (unsigned) reg_renumber[REGNO] < 32U)
#define REGNO_OK_FOR_FP_P(REGNO) \
- (((unsigned) (REGNO) - 32 < (TARGET_V9 ? 64 : 32)) \
- || ((unsigned) reg_renumber[REGNO] - 32 < (TARGET_V9 ? 64 : 32)))
+ (((unsigned) (REGNO) - 32 < (TARGET_V9 ? 64U : 32U)) \
+ || ((unsigned) reg_renumber[REGNO] - 32 < (TARGET_V9 ? 64U : 32U)))
#define REGNO_OK_FOR_CCFP_P(REGNO) \
(TARGET_V9 \
- && (((unsigned) (REGNO) - 96 < 4) \
- || ((unsigned) reg_renumber[REGNO] - 96 < 4)))
+ && (((unsigned) (REGNO) - 96 < 4U) \
+ || ((unsigned) reg_renumber[REGNO] - 96 < 4U)))
/* Now macros that check whether X is a register and also,
strictly, whether it is in a specified class.