summaryrefslogtreecommitdiff
path: root/gcc/config/mt/mt.md
diff options
context:
space:
mode:
Diffstat (limited to 'gcc/config/mt/mt.md')
-rw-r--r--gcc/config/mt/mt.md101
1 files changed, 49 insertions, 52 deletions
diff --git a/gcc/config/mt/mt.md b/gcc/config/mt/mt.md
index 104f2829e29..caf6fffb8f9 100644
--- a/gcc/config/mt/mt.md
+++ b/gcc/config/mt/mt.md
@@ -68,8 +68,8 @@
;; Delay Slots
-;; The ms1 does not allow branches in the delay slot.
-;; The ms1 does not allow back to back memory or io instruction.
+;; The mt does not allow branches in the delay slot.
+;; The mt does not allow back to back memory or io instruction.
;; The compiler does not know what the type of instruction is at
;; the destination of the branch. Thus, only type that will be acceptable
;; (safe) is the arith type.
@@ -199,7 +199,7 @@
(const_int -1)))
(clobber (match_scratch:SI 5 ""))])]
"TARGET_MS1_16_003 || TARGET_MS2"
- {ms1_add_loop ();})
+ {mt_add_loop ();})
;; Moves
@@ -294,7 +294,7 @@
start_sequence ();
emit_insn (gen_storeqi (gen_lowpart (SImode, data), address,
scratch1, scratch2, scratch3));
- ms1_set_memflags (operands[0]);
+ mt_set_memflags (operands[0]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -313,7 +313,7 @@
start_sequence ();
emit_insn (gen_loadqi (gen_lowpart (SImode, data), address, scratch1));
- ms1_set_memflags (operands[1]);
+ mt_set_memflags (operands[1]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -333,7 +333,7 @@
start_sequence ();
emit_insn (gen_movsi (gen_lowpart (SImode, data), address));
- ms1_set_memflags (operands[1]);
+ mt_set_memflags (operands[1]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -467,7 +467,7 @@
start_sequence ();
emit_insn (gen_storehi (gen_lowpart (SImode, data), address,
scratch1, scratch2, scratch3));
- ms1_set_memflags (operands[0]);
+ mt_set_memflags (operands[0]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -487,7 +487,7 @@
start_sequence ();
emit_insn (gen_loadhi (gen_lowpart (SImode, data), address,
scratch1));
- ms1_set_memflags (operands[1]);
+ mt_set_memflags (operands[1]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -506,7 +506,7 @@
start_sequence ();
emit_insn (gen_movsi (gen_lowpart (SImode, data), address));
- ms1_set_memflags (operands[1]);
+ mt_set_memflags (operands[1]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -716,7 +716,7 @@
"{
/* figure out what precisely to put into operands 2, 3, 4, and 5 */
- ms1_split_words (SImode, DFmode, operands);
+ mt_split_words (SImode, DFmode, operands);
}"
)
@@ -757,7 +757,7 @@
start_sequence ();
emit_insn (gen_loadqi (gen_lowpart (SImode, data), address, scratch1));
- ms1_set_memflags (operands[1]);
+ mt_set_memflags (operands[1]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -786,7 +786,7 @@
start_sequence ();
emit_insn (gen_storeqi (gen_lowpart (SImode, data), address,
scratch1, scratch2, scratch3));
- ms1_set_memflags (operands[0]);
+ mt_set_memflags (operands[0]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -824,7 +824,7 @@
start_sequence ();
emit_insn (gen_loadhi (gen_lowpart (SImode, data), address,
scratch1));
- ms1_set_memflags (operands[1]);
+ mt_set_memflags (operands[1]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -853,7 +853,7 @@
start_sequence ();
emit_insn (gen_storehi (gen_lowpart (SImode, data), address,
scratch1, scratch2, scratch3));
- ms1_set_memflags (operands[0]);
+ mt_set_memflags (operands[0]);
seq = get_insns ();
end_sequence ();
emit_insn (seq);
@@ -1014,8 +1014,8 @@
""
"
{
- ms1_compare_op0 = operands[0];
- ms1_compare_op1 = operands[1];
+ mt_compare_op0 = operands[0];
+ mt_compare_op1 = operands[1];
DONE;
}")
@@ -1026,8 +1026,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (EQ, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (EQ, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1035,8 +1035,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (NE, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (NE, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1044,8 +1044,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (GE, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (GE, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1053,8 +1053,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (GT, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (GT, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1062,8 +1062,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (LE, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (LE, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1071,8 +1071,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (LT, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (LT, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1080,8 +1080,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (GEU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (GEU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1089,8 +1089,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (GTU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (GTU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1098,8 +1098,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (LEU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (LEU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1107,8 +1107,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (LTU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (LTU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1116,8 +1116,8 @@
[(use (match_operand 0 "" ""))]
""
"
-{ ms1_emit_cbranch (GEU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+{
+ mt_emit_cbranch (GEU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1126,8 +1126,7 @@
""
"
{
- ms1_emit_cbranch (GTU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+ mt_emit_cbranch (GTU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1136,8 +1135,7 @@
""
"
{
- ms1_emit_cbranch (LEU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+ mt_emit_cbranch (LEU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1146,8 +1144,7 @@
""
"
{
- ms1_emit_cbranch (LTU, operands[0],
- ms1_compare_op0, ms1_compare_op1);
+ mt_emit_cbranch (LTU, operands[0], mt_compare_op0, mt_compare_op1);
DONE;
}")
@@ -1284,7 +1281,7 @@
[(set_attr "length" "4")
(set_attr "type" "branch")])
-;; No unsigned operators on Morpho ms1. All the unsigned operations are
+;; No unsigned operators on Morpho mt. All the unsigned operations are
;; converted to the signed operations above.
@@ -1292,7 +1289,7 @@
;; "seq", "sne", "slt", "sle", "sgt", "sge", "sltu", "sleu",
;; "sgtu", and "sgeu" don't exist as regular instruction on the
-;; ms1, so these are not defined
+;; mt, so these are not defined
;; Call and branch instructions
@@ -1402,7 +1399,7 @@
""
"
{
- ms1_expand_prologue ();
+ mt_expand_prologue ();
DONE;
}")
@@ -1411,7 +1408,7 @@
""
"
{
- ms1_expand_epilogue (NORMAL_EPILOGUE);
+ mt_expand_epilogue (NORMAL_EPILOGUE);
DONE;
}")
@@ -1421,7 +1418,7 @@
""
"
{
- ms1_expand_eh_return (operands);
+ mt_expand_eh_return (operands);
DONE;
}")
@@ -1432,7 +1429,7 @@
"#"
"reload_completed"
[(const_int 1)]
- "ms1_emit_eh_epilogue (operands); DONE;"
+ "mt_emit_eh_epilogue (operands); DONE;"
)
;; No operation, needed in case the user uses -g but not -O.
@@ -1479,8 +1476,8 @@
""
"
{
- operands[2] = ms1_compare_op0;
- operands[3] = ms1_compare_op1;
+ operands[2] = mt_compare_op0;
+ operands[3] = mt_compare_op1;
}")
;; Templates to control handling of interrupts
View Lorry Controller Status