summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* Many more comments. Use a vec<bool> when we only care about 0/1.devel/jlaw/crcJeff Law2023-03-212-8/+79
* Use word mode.Jeff Law2023-03-2135-53/+63
* NFC: Formatting fixesJeff Law2023-03-211-31/+35
* Changes in CRC code generation v6:Mariam Arutunian2023-03-214-13/+102
* Changes in CRC code generation v5:Mariam Arutunian2023-03-216-79/+131
* Changes in CRC code generation v4:Mariam Arutunian2023-03-217-30/+124
* Changes in CRC code generation v3:Mariam Arutunian2023-03-213-18/+95
* CRC code generation v2:Mariam Arutunian2023-03-214-172/+81
* CRC code generation v1: - Added CRC_IFN, with not complete function body. - R...Mariam Arutunian2023-03-214-0/+265
* Addition in testsuit: - Added gcc/testsuite/gcc.dg/crc-misc.c test - In crc-2...Mariam Arutunian2023-03-212-1/+25
* Changes in LFSR matching v6:Mariam Arutunian2023-03-212-31/+59
* sym-exec v14 - Added utilities for complementing bits of value which has spec...matevos2023-03-212-0/+135
* Changes in CRC detection v6:Mariam Arutunian2023-03-217-46/+242
* sym-exec v13 - Some code refactored - Fixed memory leaks - Added checks for r...matevos2023-03-2120-213/+211
* Changes in CRC detection v5:Mariam Arutunian2023-03-218-1600/+133
* sym-exec v12: - Made expression to work with various argument sizes - Fixed b...matevos2023-03-216-91/+136
* Refactored all files. Renamed gcc/symb-execute-all-paths.cc/h files to gcc/gc...Mariam Arutunian2023-03-2130-105/+1805
* sym-exec v11 - Fixed assignment expression - Removed condition_type enum: use...matevos2023-03-218-409/+365
* Changes in LFSR matching v3:Mariam Arutunian2023-03-214-170/+453
* sym-exec v10 - Added sign number support - Done a fix in XOR optimization - D...matevos2023-03-2118-810/+863
* Chnages in testsuit: - Added -fdisable-tree-phiopt2 -fdisable-tree-phiopt3 fl...Mariam Arutunian2023-03-215-103/+385
* sym-exec v9 - Added conditions printing support - Optimized conditions adding...matevos2023-03-2116-92/+377
* Added LFSR matching v1:Mariam Arutunian2023-03-215-3/+186
* sym-exec v7 - Fixed constant value to bit conversion - Fixed shift left and x...matevos2023-03-212-76/+95
* Added LFSR creation v1:Mariam Arutunian2023-03-215-98/+225
* Added Extract polynomial v1: - Execute crc loop with concete numbers to calcu...Mariam Arutunian2023-03-213-6/+203
* Changes in Traverse and execute CRC function v6: - Changed symbolic execution...Mariam Arutunian2023-03-215-132/+352
* sym-exec v5: - Added last added condition status saving support - Save only c...matevos2023-03-216-151/+427
* Changes in CRC detection v3: - Changed get_dep and other functions called in ...Mariam Arutunian2023-03-212-97/+222
* Changes in Traverse and execute CRC function v5: - Determine phi's value depe...Mariam Arutunian2023-03-212-63/+55
* sym-exec v4: - Fixed condition adding - Returning expression doing and condit...matevos2023-03-213-214/+763
* Changes in Traverse and execute CRC function v4: - Don't add values for virtu...Mariam Arutunian2023-03-212-13/+137
* Changes in Traverse and execute CRC function v3: - Assign value to phi's resu...Mariam Arutunian2023-03-212-55/+116
* sym-exec v3: - Refactored code and fixed style - Added util functions - Fixed...matevos2023-03-216-415/+713
* Changes in Traverse and execute CRC function v2: - Added support of traversin...Mariam Arutunian2023-03-214-66/+304
* sym-exec v2: - Done refactoring in expression.* and state.* - Added is-a-help...Mariam Arutunian2023-03-219-236/+802
* Traverse and execute CRC function v1: - Added get_function_local_ssa_vars and...Mariam Arutunian2023-03-213-0/+135
* symb_exec v1: - Added gcc/sym-exec/expression.h/.cc and gcc/sym-exec/state.h/...Mariam Arutunian2023-03-216-1/+1178
* CRC detection v1: - Added pass_crc_optimization. Detects CRC-like functions. ...Mariam Arutunian2023-03-2129-0/+1454
* Fortran: fix CLASS attribute handling [PR106856]Harald Anlauf2023-03-057-36/+229
* testsuite: Fix up syntax error in scan-tree-dump-times target selectorJakub Jelinek2023-03-051-2/+2
* RISC-V: Fix ICE for avl_single-86/avl_single-88/avl_single-90Ju-Zhe Zhong2023-03-061-1/+7
* RISC-V: Implement ZKSH and ZKSED extensionsLiao Shihua2023-03-067-0/+140
* RISC-V: Implement ZKNH extensionLiao Shihua2023-03-066-0/+263
* RISC-V: Implement ZKND and ZKNE extensionsLiao Shihua2023-03-068-0/+251
* RISC-V: Implement ZBKB, ZBKC and ZBKX extensionsLiao Shihua2023-03-0611-11/+327
* RISC-V: Add prototypes for RISC-V Crypto built-in functionsLiao Shihua2023-03-062-0/+18
* RISC-V: costs: miscomputed shiftadd_cost triggering synth_mult [PR/108987]Vineet Gupta2023-03-053-4/+14
* RISC-V: Add RVV misc intrinsic supportJu-Zhe Zhong2023-03-0517-386/+3610
* RISC-V: Add permutation C/C++ supportJu-Zhe Zhong2023-03-0518-41/+1647
View Lorry Controller Status