blob: f3080620a9e152d420636d2d9a1c0827c61e8ce8 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
|
/* { dg-do compile } */
/* { dg-options "-O2" } */
/* { dg-require-effective-target arm32 } */
/* ARM has shift-and-alu insns. Depending on the ALU op GCC represents some
of these as a left shift, others as a multiply. Check that we match the
right one. */
int
plus (int a, int b)
{
return (a * 64) + b;
}
/* { dg-final { scan-assembler "add.*\[al]sl #6" } } */
int
minus (int a, int b)
{
return a - (b * 64);
}
/* { dg-final { scan-assembler "sub.*\[al]sl #6" } } */
int
ior (int a, int b)
{
return (a * 64) | b;
}
/* { dg-final { scan-assembler "orr.*\[al]sl #6" } } */
int
xor (int a, int b)
{
return (a * 64) ^ b;
}
/* { dg-final { scan-assembler "eor.*\[al]sl #6" } } */
int
and (int a, int b)
{
return (a * 64) & b;
}
/* { dg-final { scan-assembler "and.*\[al]sl #6" } } */
int
rsb (int a, int b)
{
return (a * 64) - b;
}
/* { dg-final { scan-assembler "rsb.*\[al]sl #6" } } */
int
mvn (int a, int b)
{
return ~(a * 64);
}
/* { dg-final { scan-assembler "mvn.*\[al]sl #6" } } */
|
