diff options
author | Julian Brown <julian@codesourcery.com> | 2006-05-05 18:56:01 +0000 |
---|---|---|
committer | Julian Brown <julian@codesourcery.com> | 2006-05-05 18:56:01 +0000 |
commit | 61b54e87842e150bc5f9cee30f6b4b283e1108ee (patch) | |
tree | 7494fc84af74acf08670f88a4379ae9ddd35b6fd | |
parent | c6fad60c72bac0b0ba1b7912f866caa3a6cb744c (diff) | |
download | gdb-61b54e87842e150bc5f9cee30f6b4b283e1108ee.tar.gz |
* arm-dis.c (coprocessor_opcodes): Don't interpret fldmx/fstmx as
vldm/vstm.
-rw-r--r-- | opcodes/ChangeLog | 5 | ||||
-rw-r--r-- | opcodes/arm-dis.c | 8 |
2 files changed, 9 insertions, 4 deletions
diff --git a/opcodes/ChangeLog b/opcodes/ChangeLog index d9ab201369f..6a21c58dba6 100644 --- a/opcodes/ChangeLog +++ b/opcodes/ChangeLog @@ -1,3 +1,8 @@ +2006-05-05 Julian Brown <julian@codesourcery.com> + + * arm-dis.c (coprocessor_opcodes): Don't interpret fldmx/fstmx as + vldm/vstm. + 2006-05-05 Thiemo Seufer <ths@mips.com> David Ung <davidu@mips.com> diff --git a/opcodes/arm-dis.c b/opcodes/arm-dis.c index 6ca93335d38..ef80304d22d 100644 --- a/opcodes/arm-dis.c +++ b/opcodes/arm-dis.c @@ -209,12 +209,12 @@ static const struct opcode32 coprocessor_opcodes[] = {FPU_FPA_EXT_V2, 0x0c100200, 0x0e100f00, "lfm%c\t%12-14f, %F, %A"}, /* Register load/store */ + {FPU_NEON_EXT_V1, 0x0d200b00, 0x0fb00f01, "vstmdb%c\t%16-19r%21'!, %B"}, + {FPU_NEON_EXT_V1, 0x0d300b00, 0x0fb00f01, "vldmdb%c\t%16-19r%21'!, %B"}, + {FPU_NEON_EXT_V1, 0x0c800b00, 0x0f900f01, "vstmia%c\t%16-19r%21'!, %B"}, + {FPU_NEON_EXT_V1, 0x0c900b00, 0x0f900f01, "vldmia%c\t%16-19r%21'!, %B"}, {FPU_NEON_EXT_V1, 0x0d000b00, 0x0f300f00, "vstr%c\t%12-15,22D, %C"}, {FPU_NEON_EXT_V1, 0x0d100b00, 0x0f300f00, "vldr%c\t%12-15,22D, %C"}, - {FPU_NEON_EXT_V1, 0x0c800b00, 0x0f900f00, "vstmia%c\t%16-19r%21'!, %B"}, - {FPU_NEON_EXT_V1, 0x0c900b00, 0x0f900f00, "vldmia%c\t%16-19r%21'!, %B"}, - {FPU_NEON_EXT_V1, 0x0d000b00, 0x0f900f00, "vstmdb%c\t%16-19r%21'!, %B"}, - {FPU_NEON_EXT_V1, 0x0d100b00, 0x0f900f00, "vldmdb%c\t%16-19r%21'!, %B"}, /* Data transfer between ARM and NEON registers */ {FPU_NEON_EXT_V1, 0x0e800b10, 0x0ff00f70, "vdup%c.32\t%16-19,7D, %12-15r"}, |