summaryrefslogtreecommitdiff
path: root/sim/mips/mips.igen
diff options
context:
space:
mode:
authorChris Demetriou <cgd@google.com>2002-03-04 04:06:47 +0000
committerChris Demetriou <cgd@google.com>2002-03-04 04:06:47 +0000
commit75f3cdc45e96602bf6adb192c239f76cb5b7e34a (patch)
tree73fea2dd946fef1083a4ebaeab31011b6c687879 /sim/mips/mips.igen
parent7f0693f9b9cdb1d4dc8cfdc4efadebe91909c75e (diff)
downloadgdb-75f3cdc45e96602bf6adb192c239f76cb5b7e34a.tar.gz
2002-03-03 Chris Demetriou <cgd@broadcom.com>
* mips.igen (FLOOR.L.fmt): Store correct destination register.
Diffstat (limited to 'sim/mips/mips.igen')
-rw-r--r--sim/mips/mips.igen2
1 files changed, 1 insertions, 1 deletions
diff --git a/sim/mips/mips.igen b/sim/mips/mips.igen
index 582df38c278..a16a4be4bf8 100644
--- a/sim/mips/mips.igen
+++ b/sim/mips/mips.igen
@@ -3541,7 +3541,7 @@
if ((fmt != fmt_single) && (fmt != fmt_double))
SignalException(ReservedInstruction,instruction_0);
else
- StoreFPR(FS,fmt_long,Convert(FP_RM_TOMINF,ValueFPR(FS,fmt),fmt,fmt_long));
+ StoreFPR(FD,fmt_long,Convert(FP_RM_TOMINF,ValueFPR(FS,fmt),fmt,fmt_long));
}
}