diff options
| author | Anthony Green <green@redhat.com> | 2009-05-10 13:25:57 +0000 |
|---|---|---|
| committer | Anthony Green <green@redhat.com> | 2009-05-10 13:25:57 +0000 |
| commit | 26f58086246344cb99ea45c935c3240b80c8fac3 (patch) | |
| tree | 84f22d71e4ec18034c8fdb057d30bec976d94311 /sim/moxie/interp.c | |
| parent | a406ea07f0d5b26f4ed5a6ec4ec5e4ab58c0d888 (diff) | |
| download | gdb-26f58086246344cb99ea45c935c3240b80c8fac3.tar.gz | |
Add missing break statemenets.
Diffstat (limited to 'sim/moxie/interp.c')
| -rw-r--r-- | sim/moxie/interp.c | 2 |
1 files changed, 2 insertions, 0 deletions
diff --git a/sim/moxie/interp.c b/sim/moxie/interp.c index 2be561ce33c..dd87648b5ff 100644 --- a/sim/moxie/interp.c +++ b/sim/moxie/interp.c @@ -460,6 +460,7 @@ sim_resume (sd, step, siggnal) TRACE("gsr"); cpu.asregs.regs[a] = cpu.asregs.sregs[v]; } + break; case 0x03: /* ssr */ { int a = (inst >> 8) & 0xf; @@ -467,6 +468,7 @@ sim_resume (sd, step, siggnal) TRACE("ssr"); cpu.asregs.sregs[v] = cpu.asregs.regs[a]; } + break; default: TRACE("SIGILL2"); cpu.asregs.exception = SIGILL; |