summaryrefslogtreecommitdiff
path: root/sim
diff options
context:
space:
mode:
authorChris Demetriou <cgd@google.com>2002-02-28 07:07:56 +0000
committerChris Demetriou <cgd@google.com>2002-02-28 07:07:56 +0000
commit1f131458a689588767b724a37bb0082589464609 (patch)
tree4aa097682790bf074352aaf0057e9a5e91d3e84a /sim
parentcdb7879e02a8d3b44d349000954249ffd2e5844a (diff)
downloadgdb-1f131458a689588767b724a37bb0082589464609.tar.gz
2002-02-27 Chris Demetriou <cgd@broadcom.com>
* mips.igen (PREFX): This is a 64-bit instruction, use '64' as the filter flag.
Diffstat (limited to 'sim')
-rw-r--r--sim/mips/ChangeLog5
-rw-r--r--sim/mips/mips.igen2
2 files changed, 6 insertions, 1 deletions
diff --git a/sim/mips/ChangeLog b/sim/mips/ChangeLog
index 4789ba900ab..3581d5e9c94 100644
--- a/sim/mips/ChangeLog
+++ b/sim/mips/ChangeLog
@@ -1,5 +1,10 @@
2002-02-27 Chris Demetriou <cgd@broadcom.com>
+ * mips.igen (PREFX): This is a 64-bit instruction, use '64'
+ as the filter flag.
+
+2002-02-27 Chris Demetriou <cgd@broadcom.com>
+
* mips.igen (PREFX): Tweak instruction opcode fields (i.e.,
add a comma) so that it more closely match the MIPS ISA
documentation opcode partitioning.
diff --git a/sim/mips/mips.igen b/sim/mips/mips.igen
index d19ac97371e..76b45e9ea8b 100644
--- a/sim/mips/mips.igen
+++ b/sim/mips/mips.igen
@@ -3975,7 +3975,7 @@
}
-010011,5.BASE,5.INDEX,5.HINT,00000,001111:COP1X:32::PREFX
+010011,5.BASE,5.INDEX,5.HINT,00000,001111:COP1X:64::PREFX
"prefx <HINT>, r<INDEX>(r<BASE>)"
*mipsIV:
*mipsV: