summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/arm/xscale/mra.cgs
diff options
context:
space:
mode:
Diffstat (limited to 'sim/testsuite/sim/arm/xscale/mra.cgs')
-rw-r--r--sim/testsuite/sim/arm/xscale/mra.cgs30
1 files changed, 0 insertions, 30 deletions
diff --git a/sim/testsuite/sim/arm/xscale/mra.cgs b/sim/testsuite/sim/arm/xscale/mra.cgs
deleted file mode 100644
index be4d9df009a..00000000000
--- a/sim/testsuite/sim/arm/xscale/mra.cgs
+++ /dev/null
@@ -1,30 +0,0 @@
-# XScale testcase for MAR and MRA
-# mach: xscale
-# as: -mcpu=xscale
-
- .include "testutils.inc"
-
- start
-
- .global mar_mra
-mar_mra:
- mvi_h_gr r2,0
- mvi_h_gr r3,0
- mvi_h_gr r4,0x0000EFA0
- mvi_h_gr r5,0xA0A0A0A0
-
- # Enable access to CoProcessors 0 & 1 before
- # we attempt these instructions.
-
- mvi_h_gr r1, 3
- mcr p15, 0, r1, cr15, cr1, 0
-
- mar acc0, r5, r4
- mra r2, r3, acc0
-
- test_h_gr r2,0xA0A0A0A0
- test_h_gr r3,0x0000EFA0
- test_h_gr r4,0x0000EFA0
- test_h_gr r5,0xA0A0A0A0
-
- pass