summaryrefslogtreecommitdiff
path: root/sim/bfin
Commit message (Expand)AuthorAgeFilesLines
* sim: bfin: lookup target strings when tracing system callsMike Frysinger2011-12-032-10/+41
* sim: generate build dependencies on the flyMike Frysinger2011-12-034-34/+306
* sim: dv-cfi: check for log2 support in libm when enabledMike Frysinger2011-10-192-0/+52
* sim: rename common/aclocal.m4 to common/acinclude.m4Mike Frysinger2011-10-184-8/+18
* sim: move from common.m4 to SIM_AC_COMMONMike Frysinger2011-10-183-364/+353
* sim: bfin: use store buffer for VIT_MAX insnsMike Frysinger2011-09-292-2/+6
* sim: start a unified sim_do_commandMike Frysinger2011-07-052-7/+4
* sim: bfin: implement stat_map for virtual environments (libgloss)Mike Frysinger2011-07-012-4/+30
* sim: bfin: pass up result2/errcode with libgloss syscallsMike Frysinger2011-06-222-2/+7
* sim: bfin: set ASTAT AV/AVS when shifting accumulators overflowMike Frysinger2011-06-182-0/+12
* sim: bfin: do not touch ASTAT[V] when shifting accumulatorsMike Frysinger2011-06-182-3/+9
* sim: bfin: do not extend accumulator in LSHIFT insnsMike Frysinger2011-06-182-1/+6
* sim: bfin: tweak saturation handling with TFU/FU modes and MM bitMike Frysinger2011-06-182-14/+35
* sim: bfin: handle large shift values with accumulator shift insnsMike Frysinger2011-06-182-2/+14
* sim: bfin: handle odd shift values with shift insnsMike Frysinger2011-06-182-7/+36
* sim: bfin: fix M_IH saturation sizeMike Frysinger2011-06-182-17/+6
* sim: bfin: handle V/VS saturation in dsp mac insnsMike Frysinger2011-06-182-25/+58
* sim: bfin: handle the MM flag in M_IU/M_TFU modes with dsp insnsMike Frysinger2011-06-182-0/+10
* sim: bfin: fix sign extension in dsp insns with MM flagMike Frysinger2011-06-182-8/+10
* sim: bfin: fix dsp insns IH saturation/rounding behaviorMike Frysinger2011-06-182-1/+16
* sim: bfin: fix inverted changelog entryMike Frysinger2011-06-181-1/+1
* sim: bfin: fix accumulator edge case saturationMike Frysinger2011-06-182-2/+7
* sim: bfin: use freeargv for freeing argvsMike Frysinger2011-06-182-1/+5
* sim: bfin: add support for glued SIC interrupt linesMike Frysinger2011-06-042-25/+71
* sim: bfin: push SIC mappings to device treeMike Frysinger2011-06-043-589/+723
* sim: bfin: dma: fix indentationMike Frysinger2011-06-032-1/+5
* sim: bfin: switch to new syscall trace levelMike Frysinger2011-05-262-1/+5
* sim: bfin: move model data into machs.hMike Frysinger2011-05-2531-109/+80
* sim: bfin: add a performance monitor stubMike Frysinger2011-05-257-0/+196
* sim: bfin: add bf526-0.2/bf54x-0.4 rom regionsMike Frysinger2011-05-256-0/+27
* sim: bfin: allow pushing of SPMike Frysinger2011-05-142-2/+6
* sim: bfin: implement loop back support in the UARTsMike Frysinger2011-05-144-23/+62
* sim: bfin: fix UART LSR read-only bit saturationMike Frysinger2011-05-092-0/+6
* sim: bfin: constify dmac pmap arraysMike Frysinger2011-04-272-13/+22
* sim: gpio: add output supportMike Frysinger2011-04-262-16/+53
* sim: gpio: update mask a/b signals betterMike Frysinger2011-04-262-12/+49
* sim: bfin: use store buffer with more 32bit insnsMike Frysinger2011-04-162-23/+37
* sim: bfin: handle implicit DISALGNEXCPT with video insnsMike Frysinger2011-04-152-0/+30
* sim: bfin: respect the port level on signals to the SICMike Frysinger2011-04-112-16/+32
* sim: bfin: add missing GPIO pin 15Mike Frysinger2011-04-112-0/+5
* sim: bfin: add OTP output portMike Frysinger2011-04-012-0/+12
* sim: bfin: regen configure to include new cfi deviceMike Frysinger2011-03-292-1/+5
* sim: bfin: fix sign extension with 16bit acc add insnsMike Frysinger2011-03-292-9/+9
* sim: bfin: handle saturation with RND12 sub insnsMike Frysinger2011-03-272-1/+11
* sim: bfin: add missing VS set with add/sub insnsMike Frysinger2011-03-262-0/+7
* sim: bfin: add hw tracing to gpio/sic port eventsMike Frysinger2011-03-253-10/+64
* sim: bfin: fix GPIO logic bugs when processing eventsMike Frysinger2011-03-252-4/+16
* sim: bfin: fix clear/set/toggle GPIO handlingMike Frysinger2011-03-252-0/+11
* sim: bfin: document SIC limitationMike Frysinger2011-03-242-1/+27
* sim: bfin: fix inverted W1C logicMike Frysinger2011-03-2414-17/+34
View Lorry Controller Status