blob: 0c6aaae2c5485370047828ce27edccdbe5182b2b (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
|
/*
* Copyright (C) 1995 Advanced RISC Machines Limited. All rights reserved.
*
* This software may be freely used, copied, modified, and distributed
* provided that the above copyright notice is preserved in all copies of the
* software.
*/
/*
* bytesex.c - Code to support byte-sex independence
* Copyright: (C) 1991, Advanced RISC Machines Ltd., Cambridge, England.
*/
/*
* RCS $Revision$
* Checkin $Date$
*/
#include "bytesex.h"
static int reversing_bytes = 0;
void bytesex_reverse(yes_or_no)
int yes_or_no;
{ reversing_bytes = yes_or_no;
}
int bytesex_reversing()
{
return reversing_bytes;
}
int32 bytesex_hostval(v)
int32 v;
{ /* Return v with the same endian-ness as the host */
/* This mess generates better ARM code than the more obvious mess */
/* and may eventually peephole to optimal code... */
if (reversing_bytes)
{ unsigned32 t;
/* t = v ^ (v ror 16) */
t = v ^ ((v << 16) | (((unsigned32)v) >> 16));
t &= ~0xff0000;
/* v = v ror 8 */
v = (v << 24) | (((unsigned32)v) >> 8);
v = v ^ (t >> 8);
}
return v;
}
int32 bytesex_hostval_16(v)
int32 v;
{
if (reversing_bytes) {
v = ((v >> 8) & 0xff) | ((v << 8) & 0xff00);
}
return v;
}
|