summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/bfin/a10.s
blob: 4117e60a04916c3ff1d3817cc839e4e3a4428c62 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
//  ALU test program.
//  Test dual 16 bit MAX, MIN, ABS instructions
# mach: bfin

.include "testutils.inc"
	start

	R0 = 0;
	ASTAT = R0;
// MAX
// first operand is larger, so AN=0
	R0.L = 0x0001;
	R0.H = 0x0002;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7 = MAX ( R0 , R1 ) (V);
	DBGA ( R7.L , 0x0001 );
	DBGA ( R7.H , 0x0002 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

// second operand is larger
	R0.L = 0x0000;
	R0.H = 0x0000;
	R1.L = 0x0001;
	R1.H = 0x0022;
	R7 = MAX ( R0 , R1 ) (V);
	DBGA ( R7.L , 0x0001 );
	DBGA ( R7.H , 0x0022 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

// one operand larger, one smaller.
	R0.L = 0x000a;
	R0.H = 0x0000;
	R1.L = 0x0001;
	R1.H = 0x0022;
	R7 = MAX ( R0 , R1 ) (V);
	DBGA ( R7.L , 0x000a );
	DBGA ( R7.H , 0x0022 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

	R0.L = 0x8001;
	R0.H = 0xffff;
	R1.L = 0x8000;
	R1.H = 0x0022;
	R7 = MAX ( R0 , R1 ) (V);
	DBGA ( R7.L , 0x8001 );
	DBGA ( R7.H , 0x0022 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

	R0.L = 0x8000;
	R0.H = 0xffff;
	R1.L = 0x8000;
	R1.H = 0x0022;
	R7 = MAX ( R0 , R1 ) (V);
	DBGA ( R7.L , 0x8000 );
	DBGA ( R7.H , 0x0022 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

// MIN
// second operand is smaller
	R0.L = 0x0001;
	R0.H = 0x0004;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7 = MIN ( R0 , R1 ) (V);
	DBGA ( R7.L , 0x0000 );
	DBGA ( R7.H , 0x0000 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

// first operand is smaller
	R0.L = 0xffff;
	R0.H = 0x8001;
	R1.L = 0x0000;
	R1.H = 0x0000;
	R7 = MIN ( R0 , R1 ) (V);
	DBGA ( R7.L , 0xffff );
	DBGA ( R7.H , 0x8001 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

// one of each
	R0.L = 0xffff;
	R0.H = 0x0034;
	R1.L = 0x0999;
	R1.H = 0x0010;
	R7 = MIN ( R0 , R1 ) (V);
	DBGA ( R7.L , 0xffff );
	DBGA ( R7.H , 0x0010 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

	R0.L = 0xffff;
	R0.H = 0x0010;
	R1.L = 0x0999;
	R1.H = 0x0010;
	R7 = MIN ( R0 , R1 ) (V);
	DBGA ( R7.L , 0xffff );
	DBGA ( R7.H , 0x0010 );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

// ABS
	R0.L = 0x0001;
	R0.H = 0x8001;
	R7 = ABS R0 (V);
	DBGA ( R7.L , 0x0001 );
	DBGA ( R7.H , 0x7fff );
	_DBG ASTAT;
	R6 = ASTAT;
	_DBG R6;

	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  VS;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

	R0.L = 0x0001;
	R0.H = 0x8000;
	R7 = ABS R0 (V);
	DBGA ( R7.L , 0x0001 );
	DBGA ( R7.H , 0x7fff );
	CC = AZ;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AN;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC = AC0;	R7 = CC; DBGA ( R7.L , 0x0 );
	CC =  V;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC =  VS;	R7 = CC; DBGA ( R7.L , 0x1 );
	CC = AV1;	R7 = CC; DBGA ( R7.L , 0x0 );

	R0.L = 0x0000;
	R0.H = 0xffff;
	R7 = ABS R0 (V);
	_DBG R7;
	_DBG ASTAT;
	R6 = ASTAT;
	_DBG R6;
	DBGA ( R7.L , 0x0000 );
	DBGA ( R7.H , 0x0001 );
	CC =  VS;	R6 = CC; DBGA ( R6.L, 0x1 );
	CC =  AZ;	R6 = CC; DBGA ( R6.L, 0x1 );

	pass