summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/bfin/c_dsp32shift_lhh.s
blob: 472298758f41e6da5648f81f03b99b6dc3234b99 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
//Original:/testcases/core/c_dsp32shift_lhh/c_dsp32shift_lhh.dsp
// Spec Reference: dsp32shift lshift/lshift
# mach: bfin

.include "testutils.inc"
	start



// lshift/lshift : = (half reg)
// d_reg = lshift/lshift (d BY d_lo)
// Rx by RLx
imm32 r0, 0x01230000;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R1 = LSHIFT R0 BY R0.L (V);
R2 = LSHIFT R1 BY R0.L (V);
R3 = LSHIFT R2 BY R0.L (V);
R4 = LSHIFT R3 BY R0.L (V);
R5 = LSHIFT R4 BY R0.L (V);
R6 = LSHIFT R5 BY R0.L (V);
R7 = LSHIFT R6 BY R0.L (V);
R0 = LSHIFT R7 BY R0.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R1.L = 5;
R2 = LSHIFT R0 BY R1.L (V);
R3 = LSHIFT R1 BY R1.L (V);
R4 = LSHIFT R2 BY R1.L (V);
R5 = LSHIFT R3 BY R1.L (V);
R6 = LSHIFT R4 BY R1.L (V);
R7 = LSHIFT R5 BY R1.L (V);
R0 = LSHIFT R6 BY R1.L (V);
R1 = LSHIFT R7 BY R1.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R2 = 15;
R3 = LSHIFT R0 BY R2.L (V);
R4 = LSHIFT R1 BY R2.L (V);
R5 = LSHIFT R2 BY R2.L (V);
R6 = LSHIFT R3 BY R2.L (V);
R7 = LSHIFT R4 BY R2.L (V);
R0 = LSHIFT R5 BY R2.L (V);
R1 = LSHIFT R6 BY R2.L (V);
R2 = LSHIFT R7 BY R2.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R3.L = 16;
R4 = LSHIFT R0 BY R3.L (V);
R5 = LSHIFT R1 BY R3.L (V);
R6 = LSHIFT R2 BY R3.L (V);
R7 = LSHIFT R3 BY R3.L (V);
R0 = LSHIFT R4 BY R3.L (V);
R1 = LSHIFT R5 BY R3.L (V);
R2 = LSHIFT R6 BY R3.L (V);
R3 = LSHIFT R7 BY R3.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R4.L = -1;
R0 = LSHIFT R0 BY R4.L (V);
R1 = LSHIFT R1 BY R4.L (V);
R2 = LSHIFT R2 BY R4.L (V);
R3 = LSHIFT R3 BY R4.L (V);
R4 = LSHIFT R4 BY R4.L (V);
R5 = LSHIFT R5 BY R4.L (V);
R6 = LSHIFT R6 BY R4.L (V);
R7 = LSHIFT R7 BY R4.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R5.L = -6;
R6 = LSHIFT R0 BY R5.L (V);
R7 = LSHIFT R1 BY R5.L (V);
R0 = LSHIFT R2 BY R5.L (V);
R1 = LSHIFT R3 BY R5.L (V);
R2 = LSHIFT R4 BY R5.L (V);
R3 = LSHIFT R5 BY R5.L (V);
R4 = LSHIFT R6 BY R5.L (V);
R5 = LSHIFT R7 BY R5.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R6.L = -15;
R7 = LSHIFT R0 BY R6.L (V);
R0 = LSHIFT R1 BY R6.L (V);
R1 = LSHIFT R2 BY R6.L (V);
R2 = LSHIFT R3 BY R6.L (V);
R3 = LSHIFT R4 BY R6.L (V);
R4 = LSHIFT R5 BY R6.L (V);
R5 = LSHIFT R6 BY R6.L (V);
R6 = LSHIFT R7 BY R6.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R7.L = -16;
R0 = LSHIFT R0 BY R7.L (V);
R1 = LSHIFT R1 BY R7.L (V);
R2 = LSHIFT R2 BY R7.L (V);
R3 = LSHIFT R3 BY R7.L (V);
R4 = LSHIFT R4 BY R7.L (V);
R5 = LSHIFT R5 BY R7.L (V);
R6 = LSHIFT R6 BY R7.L (V);
R7 = LSHIFT R7 BY R7.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R0.L = 4;
//r0 = lshift/lshift (r0 by rl0);
R1 = LSHIFT R1 BY R0.L (V);
R2 = LSHIFT R2 BY R0.L (V);
R3 = LSHIFT R3 BY R0.L (V);
R4 = LSHIFT R4 BY R0.L (V);
R5 = LSHIFT R5 BY R0.L (V);
R6 = LSHIFT R6 BY R0.L (V);
R7 = LSHIFT R7 BY R0.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R1.L = 6;
R0 = LSHIFT R0 BY R1.L (V);
//r1 = lshift/lshift (r1 by rl1);
R2 = LSHIFT R2 BY R1.L (V);
R3 = LSHIFT R3 BY R1.L (V);
R4 = LSHIFT R4 BY R1.L (V);
R5 = LSHIFT R5 BY R1.L (V);
R6 = LSHIFT R6 BY R1.L (V);
R7 = LSHIFT R7 BY R1.L (V);


imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R2.L = 15;
R0 = LSHIFT R0 BY R2.L (V);
R1 = LSHIFT R1 BY R2.L (V);
//r2 = lshift/lshift (r2 by rl2);
R3 = LSHIFT R3 BY R2.L (V);
R4 = LSHIFT R4 BY R2.L (V);
R5 = LSHIFT R5 BY R2.L (V);
R6 = LSHIFT R6 BY R2.L (V);
R7 = LSHIFT R7 BY R2.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R3.L = 16;
R0 = LSHIFT R0 BY R3.L (V);
R1 = LSHIFT R1 BY R3.L (V);
R2 = LSHIFT R2 BY R3.L (V);
//r3 = lshift/lshift (r3 by rl3);
R4 = LSHIFT R4 BY R3.L (V);
R5 = LSHIFT R5 BY R3.L (V);
R6 = LSHIFT R6 BY R3.L (V);
R7 = LSHIFT R7 BY R3.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R4.L = -9;
R0 = LSHIFT R0 BY R4.L (V);
R1 = LSHIFT R1 BY R4.L (V);
R2 = LSHIFT R2 BY R4.L (V);
R3 = LSHIFT R3 BY R4.L (V);
//r4 = lshift/lshift (r4 by rl4);
R5 = LSHIFT R5 BY R4.L (V);
R6 = LSHIFT R6 BY R4.L (V);
R7 = LSHIFT R7 BY R4.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R5.L = -14;
R0 = LSHIFT R0 BY R5.L (V);
R1 = LSHIFT R1 BY R5.L (V);
R2 = LSHIFT R2 BY R5.L (V);
R3 = LSHIFT R3 BY R5.L (V);
R4 = LSHIFT R4 BY R5.L (V);
//r5 = lshift/lshift (r5 by rl5);
R6 = LSHIFT R6 BY R5.L (V);
R7 = LSHIFT R7 BY R5.L (V);


imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R6.L = -15;
R0 = LSHIFT R0 BY R6.L (V);
R1 = LSHIFT R1 BY R6.L (V);
R2 = LSHIFT R2 BY R6.L (V);
R3 = LSHIFT R3 BY R6.L (V);
R4 = LSHIFT R4 BY R6.L (V);
R5 = LSHIFT R5 BY R6.L (V);
//r6 = lshift/lshift (r6 by rl6);
R7 = LSHIFT R7 BY R6.L (V);

imm32 r0, 0x01230002;
imm32 r1, 0x12345678;
imm32 r2, 0x23456789;
imm32 r3, 0x3456789a;
imm32 r4, 0x456789ab;
imm32 r5, 0x56789abc;
imm32 r6, 0x6789abcd;
imm32 r7, 0x789abcde;
R7.L = -16;
R0 = LSHIFT R0 BY R7.L (V);
R1 = LSHIFT R1 BY R7.L (V);
R2 = LSHIFT R2 BY R7.L (V);
R3 = LSHIFT R3 BY R7.L (V);
R4 = LSHIFT R4 BY R7.L (V);
R5 = LSHIFT R5 BY R7.L (V);
R6 = LSHIFT R6 BY R7.L (V);
R7 = LSHIFT R7 BY R7.L (V);
CHECKREG r0, 0x00000000;
CHECKREG r1, 0x00000000;
CHECKREG r2, 0x00000000;
CHECKREG r3, 0x00000000;
CHECKREG r4, 0x00000000;
CHECKREG r5, 0x00000000;
CHECKREG r6, 0x00000000;
CHECKREG r7, 0x00000000;
CHECKREG r7, 0x00000000;

pass