summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/cr16/tbit.cgs
blob: ac1b7e2c9ec31b455036ee8f389fdb08b9b83549 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
# cr16 testcase for tbit
# mach:	 cr16

	.include "testutils.inc"

	start

	.global tbit
tbit:
	movw $0, r1
	lpr  r1, psr
	movw $0x7, r1
	tbit $0, r1
	spr  psr, r1
	cmpb $0x20, r1
	beq ok1
not_ok:
	fail

ok1:
	movw $0, r1
	lpr     r1, psr
	movw $0xa, r1
	movw $0x1, r2
	tbit r2,r1
	spr  psr, r1
	cmpb $0x20, r1
	beq ok2
	br not_ok
ok2:
	pass