summaryrefslogtreecommitdiff
path: root/sim/testsuite/sim/cr16/tbitw.cgs
blob: 018c73e53ee4b4503fa53e625f9e80a0f3b31cf4 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
# cr16 testcase for tbitw
# mach:	 cr16

	.include "testutils.inc"

	start

	.global tbitw
tbitw:
	movw $0, r1
	lpr     r1, psr
	tbitw	$0,_y
	spr  psr, r1
	cmpb    $0x20, r1
	beq ok1
not_ok:
	fail

ok1:
	movw $0, r1
	lpr     r1, psr
	movd   $_y, (r1,r0)
	tbitw	$1,0(r1,r0)
	loadw   _y, r1
	spr  psr, r1
	cmpb    $0x20, r1
	beq ok2
	br not_ok
ok2:

	pass

_y:	.word	0xf7