summaryrefslogtreecommitdiff
diff options
context:
space:
mode:
authorZhang Ning <zhangn1985@outlook.com>2022-11-02 13:15:59 +0800
committerDaniel Llorens <lloda@sarc.name>2022-12-21 08:49:08 +0100
commitf3ea8f7fa1d84a559c7bf834fe5b675abe0ae7b8 (patch)
treea39f6d02b40ba7d4c5953f7d8551401d9d06a893
parent8cb2d5c9532f0f5ce3b5b97edefdf98e57b63738 (diff)
downloadguile-f3ea8f7fa1d84a559c7bf834fe5b675abe0ae7b8.tar.gz
Recognize LoongArch compilation targets.
* module/system/base/target.scm (cpu-endianness): Add case for "Loongarch" variants Signed-off-by: Zhang Ning <zhangn1985@outlook.com>
-rw-r--r--module/system/base/target.scm2
1 files changed, 2 insertions, 0 deletions
diff --git a/module/system/base/target.scm b/module/system/base/target.scm
index 87ab5b0c4..a218daa52 100644
--- a/module/system/base/target.scm
+++ b/module/system/base/target.scm
@@ -101,6 +101,8 @@
(endianness little))
((string-match "riscv[1-9][0-9]*" cpu)
(endianness little))
+ ((string-match "loongarch[1-9][0-9]*" cpu)
+ (endianness little))
(else
(error "unknown CPU endianness" cpu)))))