blob: d14af153b240596915bf9805d41dbb5ade519174 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
|
/* Platform-dependent cache flushing logic */
#include "Rts.h"
#include "linker/CacheFlush.h"
#if defined(powerpc_HOST_ARCH)
/*
ocFlushInstructionCache
Flush the data & instruction caches.
Because the PPC has split data/instruction caches, we have to
do that whenever we modify code at runtime.
*/
static void
ocFlushInstructionCacheFrom(void* begin, size_t length)
{
size_t n = (length + 3) / 4;
unsigned long* p = begin;
while (n--)
{
__asm__ volatile ( "dcbf 0,%0\n\t"
"sync\n\t"
"icbi 0,%0"
:
: "r" (p)
);
p++;
}
__asm__ volatile ( "sync\n\t"
"isync"
);
}
void
ocFlushInstructionCache( ObjectCode *oc )
{
/* The main object code */
ocFlushInstructionCacheFrom(oc->image + oc->misalignment, oc->fileSize);
/* Jump Islands */
ocFlushInstructionCacheFrom(oc->symbol_extras, sizeof(SymbolExtra) * oc->n_symbol_extras);
}
#else
void ocFlushInstructionCache( ObjectCode *oc STG_UNUSED ) {}
#endif /* powerpc_HOST_ARCH */
|
