summaryrefslogtreecommitdiff
path: root/ar3k/30101coex/PS_ASIC_aclHighPri.pst
blob: 67fb856bf3cb37fc678e0ed783bd25b9d0e4ce03 (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93

// Coex Configuration
#
[H:S]0017
[H:S]0022
[H:A]d1 d1 20 00 02 01 02 09 0c 00 24 0f 04 00 00 01 
     00 01 00 01 01 01 01 01 01 00 00 00 01 00 00 00 
     d2 d2 
// Radio table TAG 
#
[H:S]012C
[H:S]0042
[H:A]B1 B1 12 00 08 00 01 30 06 00 02 00 00 20 02 00 
     04 00 0C 40 01 00 48 00 00 48 54 9A 02 00 00 08 
     02 00 48 00 89 EE 70 E6 38 00 D8 70 EF 52 02 00 
     00 40 00 00 08 00 31 00 00 00 04 00 10 00 00 00 
     B2 B2 
// System config TAG with 0x1C 
#
[H:S]0013
[H:S]00B6
[H:A]C1 C1 17 02 06 00 01 30 55 00 0E CC 33 06 01 08 
     64 96 14 05 FF FF 05 80 00 00 FF CC 00 CC 01 00 
     20 80 FF CC 02 CC 04 00 DF EC 43 F8 00 21 00 E0 
     FF CC 03 CC 06 00 80 F0 0E 28 80 F4 12 20 80 F8 
     14 18 80 FC 1A 10 80 00 1E 08 80 04 1C 00 FF CC 
     04 CC 01 00 1A 12 40 96 01 C0 28 00 00 00 C0 01 
     40 06 00 01 00 00 C8 00 00 F0 00 00 FF CC 0C CC 
     08 00 01 03 00 7E 08 08 00 7E 01 01 00 7E 01 03 
     00 7E 03 03 00 7E 61 63 00 7E 63 65 00 7E 6A 6C 
     00 7E FF CC 09 CC 00 C9 FF CC 0B CC 0A 17 07 B2 
     5E 01 52 0A 60 09 05 06 14 4B 00 00 58 02 D0 07 
     00 41 FF CC C2 C2 
//Extern 32k + 24Mhz CPU
//bit 7: sleep disable/enable, default to enable
//e.g. to disable sleep, clear bit 7:
//[H:A]08 00 00 00
#
[H:S]0021
[H:S]0004
[H:A]88 00 BD 1F
//Bdaddr
//#
//[H:S]0001
//[H:S]0006
//[H:A]89 60 41 7f 03 00
//Audio for Intel I2S format
#
[H:S]0002
[H:S]0004
[H:A]63 00 01 33
//Audio
#
[H:S]0003
[H:S]0004
[H:A]dd e5 2e 00
//Audio
#
[H:S]0015
[H:S]0004
[H:A]12 00 00 00
//Audio
#
[H:S]0016
[H:S]0004
[H:A]00 00 a7 02
#
//PLC
[H:S]001F
[H:S]0008
[H:A]01 1A 06 14 50 B4 32 96
//Sniff Recovery
#
[H:S]003D
[H:S]0018
[H:A]A0 0F 00 00 00 08 00 00 0F 00 7D 04 E8 03 01 00
     01 00 01 05 00 02 1F 01
//BRM Config
#
[H:S]0026
[H:S]000C
[H:A]01 20 46 01 0F 02 28 14 01 28 68 01
//TLPM
//[79:64] - TLPM wakeup timeout in ms, default 10
//[127:96] - TLPM idle timeout in ms, default 1000
//e.g. to change the wakeup timeout to 5 and idle timeout to 2000
//[H:A]03 00 03 00 00 00 00 00 05 00 0A 00 D0 07 00 00
//     E8 03 00 00 E8 03 00 00
#
[H:S]0023
[H:S]0018
[H:A]03 00 03 00 00 00 00 00 0A 00 0A 00 E8 03 00 00
     E8 03 00 00 E8 03 00 00