| Commit message (Expand) | Author | Age | Files | Lines |
|---|
| * | Merge tag 'riscv-for-linus-6.1-mw2' of git://git.kernel.org/pub/scm/linux/ker... | Linus Torvalds | 2022-10-14 | 24 | -90/+613 |
| |\ |
|
| | * | RISC-V: Make port I/O string accessors actually work | Maciej W. Rozycki | 2022-10-13 | 1 | -8/+8 |
| | * | RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output | Palmer Dabbelt | 2022-10-13 | 1 | -0/+51 |
| | |\ |
|
| | | * | RISC-V: Add mvendorid, marchid, and mimpid to /proc/cpuinfo output | Anup Patel | 2022-10-03 | 1 | -0/+51 |
| | * | | RISC-V: Make mmap() with PROT_WRITE imply PROT_READ | Palmer Dabbelt | 2022-10-13 | 2 | -4/+2 |
| | |\ \ |
|
| | | * | | riscv: Allow PROT_WRITE-only mmap() | Andrew Bresticker | 2022-09-22 | 1 | -3/+0 |
| | | * | | riscv: Make VM_WRITE imply VM_READ | Andrew Bresticker | 2022-09-22 | 1 | -1/+2 |
| | | |/ |
|
| | * | | riscv: enable software resend of irqs | Conor Dooley | 2022-10-13 | 1 | -0/+1 |
| | * | | riscv: vdso: fix NULL deference in vdso_join_timens() when vfork | Jisheng Zhang | 2022-10-13 | 2 | -4/+10 |
| | * | | Merge patch series "Use composable cache instead of L2 cache" | Palmer Dabbelt | 2022-10-13 | 2 | -1/+7 |
| | |\ \ |
|
| | | * | | riscv: Add cache information in AUX vector | Greentime Hu | 2022-10-13 | 2 | -1/+7 |
| | * | | | Merge patch series "Some style cleanups for recent extension additions" | Palmer Dabbelt | 2022-10-13 | 3 | -29/+26 |
| | |\ \ \ |
|
| | | * | | | riscv: check for kernel config option in t-head memory types errata | Heiko Stuebner | 2022-10-13 | 1 | -0/+3 |
| | | * | | | riscv: use BIT() marco for cpufeature probing | Heiko Stuebner | 2022-10-13 | 1 | -2/+2 |
| | | * | | | riscv: use BIT() macros in t-head errata init | Heiko Stuebner | 2022-10-13 | 1 | -2/+2 |
| | | * | | | riscv: drop some idefs from CMO initialization | Heiko Stuebner | 2022-10-13 | 3 | -17/+14 |
| | | * | | | riscv: cleanup svpbmt cpufeature probing | Heiko Stuebner | 2022-10-13 | 1 | -8/+5 |
| | | | |/
| | |/| |
|
| | * | | | riscv: Pass -mno-relax only on lld < 15.0.0 | Fangrui Song | 2022-10-13 | 1 | -0/+2 |
| | * | | | RISC-V: Avoid dereferening NULL regs in die() | Palmer Dabbelt | 2022-10-12 | 1 | -3/+6 |
| | * | | | Merge tag 'dt-for-palmer-v6.1-mw1' of git://git.kernel.org/pub/scm/linux/kern... | Palmer Dabbelt | 2022-10-12 | 9 | -39/+498 |
| | |\ \ \ |
|
| | | * | | | riscv: dts: microchip: fix fabric i2c reg size | Conor Dooley | 2022-10-07 | 1 | -1/+1 |
| | | * | | | riscv: dts: microchip: update memory configuration for v2022.10 | Conor Dooley | 2022-09-27 | 1 | -2/+13 |
| | | * | | | riscv: dts: microchip: add a devicetree for aries' m100pfsevp | Conor Dooley | 2022-09-27 | 3 | -0/+225 |
| | | * | | | riscv: dts: microchip: add sevkit device tree | Vattipalli Praveen | 2022-09-27 | 3 | -0/+191 |
| | | * | | | riscv: dts: microchip: reduce the fic3 clock rate | Conor Dooley | 2022-09-27 | 1 | -1/+1 |
| | | * | | | riscv: dts: microchip: icicle: re-jig fabric peripheral addresses | Conor Dooley | 2022-09-27 | 1 | -4/+4 |
| | | * | | | riscv: dts: microchip: icicle: update pci address properties | Conor Dooley | 2022-09-27 | 1 | -5/+5 |
| | | * | | | riscv: dts: microchip: move the mpfs' pci node to -fabric.dtsi | Conor Dooley | 2022-09-27 | 3 | -33/+58 |
| | | * | | | riscv: dts: microchip: add pci dma ranges for the icicle kit | Conor Dooley | 2022-09-27 | 2 | -2/+8 |
| | | * | | | riscv: dts: microchip: add qspi compatible fallback | Conor Dooley | 2022-08-15 | 1 | -1/+1 |
| | | |/ / |
|
| | * | | | riscv: always honor the CONFIG_CMDLINE_FORCE when parsing dtb | Wenting Zhang | 2022-10-11 | 1 | -2/+2 |
| * | | | | Merge tag 'mm-nonmm-stable-2022-10-11' of git://git.kernel.org/pub/scm/linux/... | Linus Torvalds | 2022-10-12 | 1 | -5/+0 |
| |\ \ \ \ |
|
| | * | | | | kernel: exit: cleanup release_thread() | Kefeng Wang | 2022-09-11 | 1 | -5/+0 |
| * | | | | | Merge tag 'for-linus' of git://git.kernel.org/pub/scm/virt/kvm/kvm | Linus Torvalds | 2022-10-11 | 15 | -163/+260 |
| |\ \ \ \ \ |
|
| | * \ \ \ \ | Merge tag 'kvm-riscv-6.1-1' of https://github.com/kvm-riscv/linux into HEAD | Paolo Bonzini | 2022-10-03 | 20 | -176/+285 |
| | |\ \ \ \ \ |
|
| | | * | | | | | riscv: select HAVE_POSIX_CPU_TIMERS_TASK_WORK | Jisheng Zhang | 2022-10-02 | 1 | -0/+1 |
| | | * | | | | | RISC-V: KVM: Use generic guest entry infrastructure | Jisheng Zhang | 2022-10-02 | 2 | -12/+7 |
| | | * | | | | | RISC-V: KVM: Record number of signal exits as a vCPU stat | Jisheng Zhang | 2022-10-02 | 2 | -0/+3 |
| | | * | | | | | RISC-V: KVM: add __init annotation to riscv_kvm_init() | Xiu Jianfeng | 2022-10-02 | 1 | -1/+1 |
| | | * | | | | | RISC-V: KVM: Expose Zicbom to the guest | Andrew Jones | 2022-10-02 | 2 | -2/+8 |
| | | * | | | | | RISC-V: KVM: Provide UAPI for Zicbom block size | Andrew Jones | 2022-10-02 | 3 | -0/+11 |
| | | * | | | | | RISC-V: KVM: Make ISA ext mappings explicit | Andrew Jones | 2022-10-02 | 1 | -11/+14 |
| | | * | | | | | RISC-V: KVM: Allow Guest use Zihintpause extension | Mayuresh Chitale | 2022-10-02 | 2 | -0/+3 |
| | | * | | | | | RISC-V: KVM: Allow Guest use Svinval extension | Anup Patel | 2022-10-02 | 2 | -0/+3 |
| | | * | | | | | RISC-V: KVM: Use Svinval for local TLB maintenance when available | Anup Patel | 2022-10-02 | 2 | -12/+68 |
| | | * | | | | | RISC-V: Probe Svinval extension form ISA string | Mayuresh Chitale | 2022-10-02 | 3 | -0/+6 |
| | | * | | | | | RISC-V: KVM: Change the SBI specification version to v1.0 | Anup Patel | 2022-10-02 | 1 | -2/+2 |
| | | * | | | | | riscv: KVM: Apply insn-def to hlv encodings | Andrew Jones | 2022-10-02 | 2 | -31/+25 |
| | | * | | | | | riscv: KVM: Apply insn-def to hfence encodings | Andrew Jones | 2022-10-02 | 2 | -112/+27 |
| | | * | | | | | riscv: Introduce support for defining instructions | Andrew Jones | 2022-10-02 | 2 | -0/+93 |
