| Commit message (Expand) | Author | Age | Files | Lines |
* | clk: mediatek: Add USB clock support in MT8173 APMIXEDSYS | James Liao | 2015-10-01 | 5 | -7/+159 |
* | clk: mediatek: Add subsystem clocks of MT8173 | James Liao | 2015-10-01 | 1 | -0/+267 |
* | clk: mediatek: Fix rate and dependency of MT8173 clocks | James Liao | 2015-10-01 | 1 | -6/+13 |
* | clk: mediatek: Add fixed clocks support for Mediatek SoC. | James Liao | 2015-10-01 | 2 | -0/+40 |
* | clk: mediatek: Add __initdata and __init for data and functions | James Liao | 2015-10-01 | 3 | -10/+11 |
* | clk: mediatek: Remove unused code from MT8173. | James Liao | 2015-10-01 | 2 | -4/+2 |
* | clk: mediatek: Removed unused dpi_ck clock from MT8173 | James Liao | 2015-10-01 | 1 | -1/+0 |
* | clk: mediatek: add 13mhz clock for MT8173 | Joe.C | 2015-10-01 | 1 | -0/+5 |
* | Merge branch 'cleanup-clk-h-includes' into clk-next | Stephen Boyd | 2015-07-28 | 4 | -2/+6 |
|\ |
|
| * | clk: mediatek: Properly include clk.h | Stephen Boyd | 2015-07-20 | 4 | -2/+6 |
* | | clk: mediatek: Add MT8173 MMPLL change rate support | James Liao | 2015-07-28 | 3 | -6/+42 |
* | | clk: mediatek: Fix calculation of PLL rate settings | James Liao | 2015-07-28 | 1 | -2/+2 |
* | | clk: mediatek: Fix PLL registers setting flow | James Liao | 2015-07-28 | 1 | -9/+12 |
* | | clk: mediatek: mt8173: Fix enabling of critical clocks | Sascha Hauer | 2015-07-06 | 1 | -5/+21 |
|/ |
|
* | clk: mediatek: Fix apmixedsys clock registration | James Liao | 2015-06-04 | 2 | -2/+2 |
* | clk: mediatek: Initialize clk_init_data | Ricky Liang | 2015-05-19 | 2 | -2/+2 |
* | clk: mediatek: Add basic clocks for Mediatek MT8173. | James Liao | 2015-05-05 | 2 | -0/+831 |
* | clk: mediatek: Add basic clocks for Mediatek MT8135. | James Liao | 2015-05-05 | 2 | -0/+645 |
* | clk: mediatek: Add reset controller support | Sascha Hauer | 2015-05-05 | 3 | -0/+108 |
* | clk: mediatek: Add initial common clock support for Mediatek SoCs. | James Liao | 2015-05-05 | 6 | -0/+898 |