summaryrefslogtreecommitdiff
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* Merge remote-tracking branch 'clk/clk-next'Stephen Rothwell2017-06-1534-315/+1814
|\
| * clk: imx7d: Fix the DDR PLL enable bitFabio Estevam2017-06-061-1/+1
| * clk: at91: fix clk-generated compilationAlexandre Belloni2017-06-051-0/+1
| * clk: versatile: delete old RealView clock implementationLinus Walleij2017-06-022-98/+0
| * clk: bcm2835: Minimise clock jitter for PCM clockPhil Elwell2017-06-021-5/+29
| * clk: bcm2835: Limit PCM clock to OSC and PLLD_PERPhil Elwell2017-06-021-1/+26
| * clk: bcm2835: Correct the prediv logicPhil Elwell2017-06-021-1/+3
| * Merge branch 'clk-bulk-get' into clk-nextStephen Boyd2017-06-023-1/+194
| |\
| | * clk: add managed version of clk_bulk_getDong Aisheng2017-06-021-0/+36
| | * clk: add clk_bulk_get accessoriesDong Aisheng2017-06-022-1/+158
| * | clk: meson-gxbb: Add const to some parent name arraysStephen Boyd2017-06-021-3/+3
| * | Merge tag 'meson-clk-for-4.13' of git://github.com/BayLibre/clk-meson into cl...Stephen Boyd2017-06-023-74/+73
| |\ \
| | * | clk: meson-gxbb: Add EE 32K Clock for CECNeil Armstrong2017-05-292-1/+58
| | * | clk: gxbb: remove CLK_IGNORE_UNUSED from clk81Jerome Brunet2017-05-291-1/+1
| | * | clk: meson: meson8b: mark clk81 as criticalMartin Blumenstingl2017-05-291-1/+1
| | * | clk: meson: gxbb: remove the "cpu_clk" from the GXBB and GXL driverMartin Blumenstingl2017-05-292-62/+4
| | * | clk: meson-gxbb: un-export the CPU clockMartin Blumenstingl2017-05-291-1/+1
| | * | clk: meson-gxbb: expose UART clocksHelmut Klein2017-05-291-3/+3
| | * | clk: meson-gxbb: expose SPICC gateNeil Armstrong2017-05-291-1/+1
| | * | clk: meson-gxbb: expose spdif master clockJerome Brunet2017-05-291-2/+2
| | * | clk: meson-gxbb: expose i2s master clockJerome Brunet2017-05-291-1/+1
| | * | clk: meson-gxbb: expose spdif clock gatesJerome Brunet2017-05-291-2/+2
| | |/
| * | clk: palmas: undo preparation of a clock source.Arvind Yadav2017-06-021-0/+1
| * | Merge tag 'clk-renesas-for-v4.13-tag1' of git://git.kernel.org/pub/scm/linux/...Michael Turquette2017-06-0214-72/+1319
| |\ \
| | * | clk: renesas: r8a7794: Add new CPG/MSSR driverGeert Uytterhoeven2017-05-245-2/+266
| | * | clk: renesas: r8a7792: Add new CPG/MSSR driverGeert Uytterhoeven2017-05-245-2/+232
| | * | clk: renesas: r8a7791/r8a7793: Add new CPG/MSSR driverGeert Uytterhoeven2017-05-245-2/+302
| | * | clk: renesas: r8a7790: Add new CPG/MSSR driverGeert Uytterhoeven2017-05-245-1/+298
| | * | clk: renesas: Rework Kconfig and Makefile logicGeert Uytterhoeven2017-05-244-37/+135
| | * | clk: renesas: cpg-mssr: Initialize error pointer using ERR_PTR()Geert Uytterhoeven2017-05-241-1/+1
| | * | clk: renesas: r8a7795: Correct pwm, gpio, and i2c parent clocks on ES2.0Geert Uytterhoeven2017-05-151-13/+26
| | * | clk: renesas: Use pm_clk_no_clocks() helper i.s.o. direct accessGeert Uytterhoeven2017-05-152-2/+2
| | * | clk: renesas: Do not build clk-div6 for R8A7792Geert Uytterhoeven2017-05-151-1/+1
| | * | clk: renesas: r8a7796: Add INTC-EX clockTakeshi Kihara2017-05-151-0/+1
| | * | clk: renesas: r8a7796: Add PCIe clocksHarunobu Kurokawa2017-05-151-0/+2
| | * | clk: renesas: r8a7796: Add PWM clockRyo Kodama2017-05-151-0/+1
| | * | clk: renesas: r8a7796: Add HS-USB clockKazuya Mizuguchi2017-05-151-0/+1
| | * | clk: renesas: r8a7796: Add Sound DVC clocksKazuya Mizuguchi2017-05-151-0/+2
| | * | clk: renesas: r8a7796: Add Sound SRC clockKazuya Mizuguchi2017-05-151-0/+13
| | * | clk: renesas: r8a7796: Add Sound SSI clockKazuya Mizuguchi2017-05-151-0/+11
| | * | clk: renesas: r8a7796: Add USB-DMAC clocksHiromitsu Yamasaki2017-05-151-0/+2
| | * | clk: renesas: r8a7796: Add Audio-DMAC clocksHiromitsu Yamasaki2017-05-151-0/+2
| | * | clk: renesas: r8a7796: Add EHCI/OHCI clocksKazuya Mizuguchi2017-05-151-0/+2
| | * | clk: renesas: r8a7796: Add HDMI clockKoji Matsuoka2017-05-151-0/+2
| | * | clk: renesas: r8a7795: Add HS-USB ch3 clockTakeshi Kihara2017-05-151-0/+1
| | * | clk: renesas: r8a7795: Add USB-DMAC ch3 clockTakeshi Kihara2017-05-151-0/+2
| | * | clk: renesas: r8a7795: Add EHCI/OHCI ch3 clockTakeshi Kihara2017-05-151-0/+1
| | * | clk: renesas: r8a7745: Remove PLL configs for MD19=0Geert Uytterhoeven2017-05-151-11/+2
| | * | clk: renesas: r8a7745: Remove nonexisting scu-src[0789] clocksGeert Uytterhoeven2017-05-151-4/+0
| | * | clk: renesas: rcar-gen2: Fix PLL0 on R-Car V2H and E2Geert Uytterhoeven2017-05-151-4/+19
| | |/
View Lorry Controller Status