summaryrefslogtreecommitdiff
path: root/arch/arm/mach-s5pv310/cpu.c
Commit message (Expand)AuthorAgeFilesLines
* Merge branch 'dev/s5pv310-cpufreq' into next-s5pv310Kukjin Kim2011-01-031-0/+5
|\
| * ARM: S5PV310: Add DMC registers and map_descSunyoung Kang2010-12-231-0/+5
* | Merge branch 'dev/s5pv310-irq' into next-s5pv310Kukjin Kim2010-12-311-0/+9
|\ \
| * | ARM: S5PV310: Limit the irqs which support cascade interruptChanghwan Youn2010-12-081-0/+9
| |/
* | ARM: S5PV310: Add support Power DomainChanghwan Youn2010-12-301-0/+5
* | ARM: S5PV310: Set bit 22 in the PL310 (cache controller) AuxCtlr registerChanghwan Youn2010-12-301-1/+1
|/
* ARM: S5PV310: Add support SROMCDaein Moon2010-10-261-0/+5
* ARM: S5PV310: Add L2 cache init function in cpu.cKyungmin Park2010-10-251-0/+23
* ARM: S5P: Add initial map for GPIO2 and GPIO3Jongpill Lee2010-10-251-1/+11
* ARM: S5PV310: Add HSMMC platform dataHyuk Lee2010-10-251-0/+7
* ARM: S5PV310: Fix build error on GPIO mapKukjin Kim2010-10-191-1/+1
* ARM: S5P: Moves initial map for merging S5P64X0Kukjin Kim2010-10-181-8/+18
* ARM: S5PV310: Fix on Secondary CPU startupChanghwan Youn2010-08-271-1/+6
* ARM: S5PV310: Add CMU block for S5PV310 ClockKukjin Kim2010-08-271-1/+6
* ARM: S5PV310: Add new CPU initialization supportChanghwan Youn2010-08-051-0/+122
View Lorry Controller Status