summaryrefslogtreecommitdiff
path: root/arch/arm64/mm/Makefile
diff options
context:
space:
mode:
authorSteve Capper <steve.capper@linaro.org>2014-05-02 14:49:00 +0100
committerCatalin Marinas <catalin.marinas@arm.com>2014-05-09 17:00:48 +0100
commitfa48e6f780a681cdbc7820e33259edfe1a79b9e3 (patch)
treeda5837202213dc3df8a43106455b757625ed30b0 /arch/arm64/mm/Makefile
parente1dfda9ced9bea1413a736f0d578f8218a7788ec (diff)
downloadlinux-fa48e6f780a681cdbc7820e33259edfe1a79b9e3.tar.gz
arm64: mm: Optimise tlb flush logic where we have >4K granule
The tlb maintainence functions: __cpu_flush_user_tlb_range and __cpu_flush_kern_tlb_range do not take into consideration the page granule when looping through the address range, and repeatedly flush tlb entries for the same page when operating with 64K pages. This patch re-works the logic s.t. we instead advance the loop by 1 << (PAGE_SHIFT - 12), so avoid repeating ourselves. Also the routines have been converted from assembler to static inline functions to aid with legibility and potential compiler optimisations. The isb() has been removed from flush_tlb_kernel_range(.) as it is only needed when changing the execute permission of a mapping. If one needs to set an area of the kernel as execute/non-execute an isb() must be inserted after the call to flush_tlb_kernel_range. Cc: Laura Abbott <lauraa@codeaurora.org> Signed-off-by: Steve Capper <steve.capper@linaro.org> Acked-by: Will Deacon <will.deacon@arm.com> Signed-off-by: Catalin Marinas <catalin.marinas@arm.com>
Diffstat (limited to 'arch/arm64/mm/Makefile')
-rw-r--r--arch/arm64/mm/Makefile2
1 files changed, 1 insertions, 1 deletions
diff --git a/arch/arm64/mm/Makefile b/arch/arm64/mm/Makefile
index b51d36401d83..3ecb56c624d3 100644
--- a/arch/arm64/mm/Makefile
+++ b/arch/arm64/mm/Makefile
@@ -1,5 +1,5 @@
obj-y := dma-mapping.o extable.o fault.o init.o \
cache.o copypage.o flush.o \
ioremap.o mmap.o pgd.o mmu.o \
- context.o tlb.o proc.o
+ context.o proc.o
obj-$(CONFIG_HUGETLB_PAGE) += hugetlbpage.o