summaryrefslogtreecommitdiff
path: root/arch/arc/mm/tlb.c
Commit message (Expand)AuthorAgeFilesLines
* ARCv2: Accomodate HS48 MMUv5 by relaxing MMU ver checkingVineet Gupta2017-11-061-24/+33
* ARC: Re-enable MMU upon Machine Check exceptionJose Abreu2017-09-011-3/+0
* ARC: set boot print log level to PR_INFONoam Camus2017-08-281-1/+1
* ARCv2: PAE40: set MSB even if !CONFIG_ARC_HAS_PAE40 but PAE exists in SoCVineet Gupta2017-08-041-1/+11
* sched/headers: Prepare to remove the <linux/mm_types.h> dependency from <linu...Ingo Molnar2017-03-021-0/+2
* ARC: boot log: remove awkward space comma from MMU lineVineet Gupta2016-10-281-3/+3
* ARC: [plat-eznps] Use dedicated user stack topNoam Camus2016-05-091-0/+6
* ARC: Make vmalloc size configurableNoam Camus2016-05-091-0/+5
* ARC: Fix misspellings in comments.Adam Buchbinder2016-03-111-4/+4
* ARC: comments updateVineet Gupta2015-11-161-2/+2
* ARC: mm: PAE40 supportVineet Gupta2015-10-291-5/+22
* ARC: mm: PAE40: switch to using phys_addr_t for physical addressesVineet Gupta2015-10-281-5/+5
* ARC: mm: Improve Duplicate PD Fault handlerVineet Gupta2015-10-281-24/+24
* ARC: boot log: decode more mmu config itemsVineet Gupta2015-10-171-6/+8
* ARC: boot log: move helper macros to header for reuseVineet Gupta2015-10-171-1/+1
* ARC: mm: compute TLB size as needed from ways * setsVineet Gupta2015-10-171-5/+4
* ARCv2: mm: THP: flush_pmd_tlb_range make SMP safeVineet Gupta2015-10-171-2/+25
* ARCv2: mm: THP: Implement flush_pmd_tlb_range() optimizationVineet Gupta2015-10-171-0/+20
* ARCv2: mm: THP: boot validation/reportingVineet Gupta2015-10-171-1/+7
* ARCv2: mm: THP supportVineet Gupta2015-10-171-0/+81
* ARCv2: MMUv4: TLB programming Model changesVineet Gupta2015-06-221-3/+51
* ARC: compress cpuinfo_arc_mmu (mainly save page size in KB)Vineet Gupta2015-06-191-4/+4
* ARC: boot: cpu feature print enhancementsVineet Gupta2014-10-131-5/+3
* ARC: [SMP] TLB flushVineet Gupta2013-11-061-0/+73
* ARC: [SMP] ASID allocationVineet Gupta2013-11-061-6/+8
* ARC: Fix bogus gcc warning and micro-optimise TLB iteration loopVineet Gupta2013-11-061-2/+2
* ARC: [ASID] Track ASID allocation cycles/generationsVineet Gupta2013-08-301-15/+7
* ARC: [ASID] get_new_mmu_context() to conditionally allocate new ASIDVineet Gupta2013-08-301-6/+7
* ARC: [ASID] Refactor the TLB paranoid debug codeVineet Gupta2013-08-301-11/+13
* ARC: No need to flush the TLB in early bootVineet Gupta2013-08-301-7/+0
* ARC: MMUv4 preps/3 - Abstract out TLB Insert/DeleteVineet Gupta2013-08-301-40/+54
* ARC: MMUv4 preps/2 - Reshuffle PTE bitsVineet Gupta2013-08-301-8/+3
* ARC: MMUv4 preps/1 - Fold PTE K/U access flagsVineet Gupta2013-08-291-2/+17
* arc: delete __cpuinit usage from all arc filesPaul Gortmaker2013-06-271-2/+2
* ARC: [mm] Assume pagecache page dirty by defaultVineet Gupta2013-06-221-1/+1
* ARC: [mm] Zero page optimizationVineet Gupta2013-06-221-1/+5
* ARC: Disintegrate arcregs.hVineet Gupta2013-06-221-4/+20
* ARC: Use kconfig helper IS_ENABLED() to get rid of defines.hVineet Gupta2013-06-221-1/+1
* ARC: Brown paper bag bug in macro for checking cache colorVineet Gupta2013-05-231-1/+2
* ARC: [mm] Aliasing VIPT dcache support 2/4Vineet Gupta2013-05-091-6/+21
* ARC: [mm] Aliasing VIPT dcache support 1/4Vineet Gupta2013-05-091-1/+1
* ARC: [mm] Lazy D-cache flush (non aliasing VIPT)Vineet Gupta2013-05-071-5/+13
* ARC: [mm] optimise icache flush for user mappingsVineet Gupta2013-05-071-3/+9
* ARC: Respect the cpu_id passed for fetching correct cpu infoNoam Camus2013-05-071-1/+1
* ARC: [build] Fix warnings with CONFIG_DEBUG_SECTION_MISMATCHVineet Gupta2013-04-091-2/+2
* ARC: Boot #2: Verbose Boot reporting / feature verificationVineet Gupta2013-02-151-0/+38
* ARC: SMP supportVineet Gupta2013-02-151-0/+6
* ARC: TLB flush HandlingVineet Gupta2013-02-151-0/+311
* ARC: MMU Exception HandlingVineet Gupta2013-02-151-0/+267
* ARC: MMU Context ManagementVineet Gupta2013-02-151-0/+23
View Lorry Controller Status