summaryrefslogtreecommitdiff
path: root/arch/arm64/include
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'dma-mapping-5.19-2022-05-25' of git://git.infradead.org/users/hch/...Linus Torvalds2022-05-251-2/+0
|\
| * swiotlb-xen: fix DMA_ATTR_NO_KERNEL_MAPPING on armChristoph Hellwig2022-05-111-2/+0
* | Merge tag 'net-next-5.19' of git://git.kernel.org/pub/scm/linux/kernel/git/ne...Linus Torvalds2022-05-251-0/+9
|\ \
| * \ Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski2022-05-191-0/+4
| |\ \
| * \ \ Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski2022-05-051-0/+1
| |\ \ \
| * \ \ \ Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netJakub Kicinski2022-04-281-2/+2
| |\ \ \ \
| * \ \ \ \ Merge git://git.kernel.org/pub/scm/linux/kernel/git/netdev/netPaolo Abeni2022-04-154-9/+32
| |\ \ \ \ \ | | | |_|_|/ | | |/| | |
| * | | | | arm64, insn: Add ldr/str with immediate offsetXu Kuohai2022-04-011-0/+9
* | | | | | Merge tag 'kernel-hardening-v5.19-rc1' of git://git.kernel.org/pub/scm/linux/...Linus Torvalds2022-05-242-22/+4
|\ \ \ \ \ \
| * | | | | | arm64: stackleak: fix current_top_of_stack()Mark Rutland2022-05-081-6/+4
| * | | | | | cfi: Use __builtin_function_startSami Tolvanen2022-04-131-16/+0
| | |/ / / / | |/| | | |
* | | | | | Merge tag 'arm64-upstream' of git://git.kernel.org/pub/scm/linux/kernel/git/a...Linus Torvalds2022-05-2332-183/+636
|\ \ \ \ \ \
| * \ \ \ \ \ Merge branch 'for-next/esr-elx-64-bit' into for-next/coreCatalin Marinas2022-05-209-34/+36
| |\ \ \ \ \ \
| | * | | | | | KVM: arm64: uapi: Add kvm_debug_exit_arch.hsr_highAlexandru Elisei2022-04-291-0/+2
| | * | | | | | KVM: arm64: Treat ESR_EL2 as a 64-bit registerAlexandru Elisei2022-04-293-5/+5
| | * | | | | | arm64: Treat ESR_ELx as a 64-bit registerAlexandru Elisei2022-04-295-27/+27
| | * | | | | | arm64: Make ESR_ELx_xVC_IMM_MASK compatible with assemblyAlexandru Elisei2022-04-291-1/+1
| | |/ / / / /
| * | | | | | Merge branch 'for-next/sysreg-gen' into for-next/coreCatalin Marinas2022-05-206-131/+50
| |\ \ \ \ \ \
| | * | | | | | arm64/sysreg: Generate definitions for FAR_ELxMark Brown2022-05-201-3/+0
| | * | | | | | arm64/sysreg: Generate definitions for DACR32_EL2Mark Brown2022-05-201-1/+0
| | * | | | | | arm64/sysreg: Generate definitions for CSSELR_EL1Mark Brown2022-05-201-2/+0
| | * | | | | | arm64/sysreg: Generate definitions for CPACR_ELxMark Brown2022-05-201-2/+0
| | * | | | | | arm64/sysreg: Generate definitions for CONTEXTIDR_ELxMark Brown2022-05-201-2/+0
| | * | | | | | arm64/sysreg: Generate definitions for CLIDR_EL1Mark Brown2022-05-201-1/+0
| | * | | | | | arm64/sve: Generate ZCR definitionsMark Brown2022-05-161-7/+0
| | * | | | | | arm64/sme: Generate defintions for SVCRMark Brown2022-05-161-4/+0
| | * | | | | | arm64/sme: Generate SMPRI_EL1 definitionsMark Brown2022-05-161-3/+0
| | * | | | | | arm64/sme: Automatically generate SMPRIMAP_EL2 definitionsMark Brown2022-05-161-1/+0
| | * | | | | | arm64/sme: Automatically generate SMIDR_EL1 definesMark Brown2022-05-161-1/+0
| | * | | | | | arm64/sme: Automatically generate defines for SMCRMark Brown2022-05-161-10/+0
| | * | | | | | arm64/sme: Remove _EL0 from name of SVCR - FIXME sysreg.hMark Brown2022-05-163-6/+6
| | * | | | | | arm64/sme: Standardise bitfield names for SVCRMark Brown2022-05-163-5/+5
| | * | | | | | arm64/sme: Drop SYS_ from SMIDR_EL1 definesMark Brown2022-05-162-4/+4
| | * | | | | | arm64/fp: Rename SVE and SME LEN field name to _WIDTHMark Brown2022-05-161-2/+2
| | * | | | | | arm64/fp: Make SVE and SME length register definition match architectureMark Brown2022-05-161-14/+4
| | * | | | | | Merge branch 'for-next/sme' into for-next/sysreg-genCatalin Marinas2022-05-1616-15/+553
| | |\ \ \ \ \ \
| | * | | | | | | arm64/sysreg: Generate definitions for SCTLR_EL1Mark Brown2022-05-041-38/+0
| | * | | | | | | arm64/sysreg: Generate definitions for TTBRn_EL1Mark Brown2022-05-041-2/+0
| | * | | | | | | arm64/sysreg: Generate definitions for ID_AA64ISAR0_EL1Mark Brown2022-05-041-20/+0
| | * | | | | | | arm64/sysreg: Enable automatic generation of system register definitionsMark Brown2022-05-042-0/+9
| | * | | | | | | arm64/sysreg: Standardise ID_AA64ISAR0_EL1 macro namesMark Brown2022-05-042-18/+18
| | * | | | | | | arm64: Update name of ID_AA64ISAR0_EL1_ATOMIC to reflect ARMMark Brown2022-05-041-1/+1
| | * | | | | | | arm64/sysreg: Define bits for previously RES1 fields in SCTLR_EL1Mark Brown2022-05-041-21/+32
| | * | | | | | | arm64/sysreg: Rename SCTLR_EL1_NTWE/TWI to SCTLR_EL1_nTWE/TWIMark Brown2022-05-041-3/+3
| | * | | | | | | arm64/mte: Make TCF field values and naming more standardMark Brown2022-05-041-7/+7
| | * | | | | | | arm64/mte: Make TCF0 naming and field values more standardMark Brown2022-05-041-4/+4
| | * | | | | | | arm64/sysreg: Introduce helpers for access to sysreg fieldsMark Brown2022-05-041-0/+6
| | | |/ / / / / | | |/| | | | |
| | | | | | | |
| | \ \ \ \ \ \
| | \ \ \ \ \ \
| | \ \ \ \ \ \
| | \ \ \ \ \ \
| | \ \ \ \ \ \
| | \ \ \ \ \ \
| | \ \ \ \ \ \
| *-------. \ \ \ \ \ \ Merge branches 'for-next/sme', 'for-next/stacktrace', 'for-next/fault-in-subp...Catalin Marinas2022-05-2024-51/+583
| |\ \ \ \ \ \ \ \ \ \ \ | | |_|_|_|_|/ / / / / / | |/| | | | | / / / / / | | | |_|_|_|/ / / / / | | |/| | | | | | | |
| | | | | | * | | | | arm64/ftrace: Make function graph use ftrace directlyChengming Zhou2022-04-291-0/+7
| | |_|_|_|/ / / / / | |/| | | | | | | |
| | | | | * | | | | arm64/hugetlb: Implement arm64 specific huge_ptep_get()Baolin Wang2022-05-161-0/+2