summaryrefslogtreecommitdiff
path: root/arch/loongarch
Commit message (Expand)AuthorAgeFilesLines
* LoongArch: Add ARCH_HAS_FORTIFY_SOURCE selectionQing Zhang2023-05-011-0/+1
* LoongArch: crypto: Add crc32 and crc32c hw accelerationMin Zhou2023-05-014-0/+326
* LoongArch: Add checksum optimization for 64-bit systemBibo Mao2023-05-013-1/+208
* LoongArch: Optimize memory ops (memset/memcpy/memmove)WANG Rui2023-05-015-167/+603
* LoongArch: Provide kernel fpu functionsHuacai Chen2023-05-013-1/+47
* LoongArch: Relay BCE exceptions to userland as SIGSEGV with si_code=SEGV_BNDERRWANG Xuerui2023-05-013-0/+119
* LoongArch: Tweak the BADV and CPUCFG.PRID lines in show_regs()WANG Xuerui2023-05-011-3/+3
* LoongArch: Humanize the ESTAT line when showing registersWANG Xuerui2023-05-011-7/+75
* LoongArch: Humanize the ECFG line when showing registersWANG Xuerui2023-05-011-1/+14
* LoongArch: Humanize the EUEN line when showing registersWANG Xuerui2023-05-011-1/+11
* LoongArch: Humanize the PRMD line when showing registersWANG Xuerui2023-05-011-1/+10
* LoongArch: Humanize the CRMD line when showing registersWANG Xuerui2023-05-011-1/+50
* LoongArch: Fix format of CSR lines during show_regs()WANG Xuerui2023-05-011-10/+6
* LoongArch: Print symbol info for $ra and CSR.ERA only for kernel-mode contextsWANG Xuerui2023-05-011-5/+8
* LoongArch: Print GPRs with ABI names when showing registersWANG Xuerui2023-05-011-13/+23
* LoongArch: Define regular names for BCE/WATCH/HVC/GSPR exceptionsWANG Xuerui2023-05-011-4/+6
* LoongArch: Clean up the architectural interrupt definitionsWANG Xuerui2023-05-015-26/+29
* LoongArch: Replace hard-coded values in comments with VALENEnze Li2023-04-191-2/+2
* LoongArch: Clean up plat_swiotlb_setup() related codeTiezhu Yang2023-04-192-3/+2
* LoongArch: Check unwind_error() in arch_stack_walk()Tiezhu Yang2023-04-193-2/+5
* LoongArch: Adjust user_regset_copyin parameter to the correct offsetQing Zhang2023-04-191-5/+5
* LoongArch: Adjust user_watch_state for explicit alignmentQing Zhang2023-04-192-5/+13
* LoongArch: module: set section addresses to 0x0Huacai Chen2023-04-181-4/+4
* LoongArch: Mark 3 symbol exports as non-GPLHuacai Chen2023-04-182-3/+3
* LoongArch: Enable PG when wakeup from suspendHuacai Chen2023-04-181-0/+4
* LoongArch: Fix _CONST64_(x) as unsignedQing Zhang2023-04-181-2/+2
* LoongArch: Fix build error if CONFIG_SUSPEND is not setHuacai Chen2023-04-181-0/+3
* LoongArch: Fix probing of the CRC32 featureHuacai Chen2023-04-185-21/+30
* LoongArch: Make WriteCombine configurable for ioremap()Huacai Chen2023-04-183-1/+40
* LoongArch, bpf: Fix jit to skip speculation barrier opcodeGeorge Guo2023-03-281-0/+4
* Merge tag 'loongarch-6.3' of git://git.kernel.org/pub/scm/linux/kernel/git/ch...Linus Torvalds2023-03-0140-129/+2623
|\
| * LoongArch: Mark some assembler symbols as non-kprobe-ableTiezhu Yang2023-02-255-0/+21
| * LoongArch: Add kprobes on ftrace supportTiezhu Yang2023-02-252-0/+65
| * LoongArch: Add kretprobes supportTiezhu Yang2023-02-255-1/+128
| * LoongArch: Add kprobes supportTiezhu Yang2023-02-257-6/+466
| * LoongArch: Simulate branch and PC* instructionsTiezhu Yang2023-02-253-0/+129
| * LoongArch: ptrace: Add hardware single step supportQing Zhang2023-02-257-10/+186
| * LoongArch: ptrace: Add function argument access APIQing Zhang2023-02-252-0/+35
| * LoongArch: ptrace: Expose hardware breakpoints to debuggersQing Zhang2023-02-252-0/+411
| * LoongArch: Add hardware breakpoints/watchpoints supportQing Zhang2023-02-259-22/+713
| * LoongArch: kdump: Add crashkernel=YM handlingYouling Tang2023-02-251-3/+11
| * LoongArch: kdump: Add single kernel image implementationYouling Tang2023-02-255-16/+5
| * LoongArch: Add support for kernel address space layout randomization (KASLR)Youling Tang2023-02-254-6/+179
| * LoongArch: Add support for kernel relocationYouling Tang2023-02-258-2/+173
| * LoongArch: Add la_abs macro implementationYouling Tang2023-02-254-12/+16
| * LoongArch: Add JUMP_VIRT_ADDR macro implementation to avoid using la.absYouling Tang2023-02-253-11/+15
| * LoongArch: Use la.pcrel instead of la.abs when it's trivially possibleXi Ruoyao2023-02-255-50/+48
| * LoongArch: Make -mstrict-align configurableHuacai Chen2023-02-254-3/+34
| * LoongArch: Only call get_timer_irq() once in constant_clockevent_init()Tiezhu Yang2023-02-251-5/+6
| * LoongArch: Fix Chinese comma in cpu.hJinyang He2023-02-251-1/+1
View Lorry Controller Status