summaryrefslogtreecommitdiff
path: root/drivers/clk/sunxi/clk-sunxi.c
Commit message (Expand)AuthorAgeFilesLines
* clk: Remove io.h from clk-provider.hStephen Boyd2019-05-151-0/+1
* clk: Convert to using %pOFn instead of device_node.nameRob Herring2018-08-301-2/+2
* clk: sunxi: Use CLK_IS_CRITICAL flag for critical clksStephen Boyd2018-01-041-23/+13
* clk: Convert to using %pOF instead of full_nameRob Herring2017-07-211-10/+7
* clk: sunxi: Fix M factor computation for APB1Stéphan Rafin2016-11-041-1/+1
* clk: sunxi: Let divs clocks read the base factor clock name from devicetreeJens Kuske2016-04-251-11/+30
* clk: sunxi: Add sun6i/8i display supportJean-Francois Moine2016-04-221-0/+38
* clk: sunxi: Improve divs_clk error handling and reportingAndre Przywara2016-02-211-3/+15
* clk: sunxi: improve divider_clk error handling and reportingAndre Przywara2016-02-211-3/+33
* clk: sunxi: improve mux_clk error handling and reportingAndre Przywara2016-02-211-6/+15
* clk: sunxi: Remove clk_register_clkdev callsMaxime Ripard2016-02-111-5/+1
* clk: sunxi: Remove old probe and protection codeMaxime Ripard2016-02-111-108/+0
* clk: sunxi: convert current clocks registration to CLK_OF_DECLAREMaxime Ripard2016-02-111-17/+133
* clk: sunxi: Make clocks setup functions take const pointerMaxime Ripard2016-02-111-3/+3
* clk: sunxi: Make clocks setup functions return their clockMaxime Ripard2016-02-111-7/+10
* clk: sunxi: improve error reporting for the mux clockAndre Przywara2016-02-021-4/+16
* clk: sunxi: rewrite sun6i-a31-ahb1-clk using factors clk with custom recalcChen-Yu Tsai2016-01-291-208/+83
* clk: sunxi: factors: Consolidate get_factors parameters into a structChen-Yu Tsai2016-01-271-132/+90
* clk: sunxi: factors: Make struct clk_factors_config table constChen-Yu Tsai2016-01-271-8/+8
* clk: sunxi: Add H3 clocks supportJens Kuske2015-12-081-0/+6
* ARM: sunxi: Add R8 supportMaxime Ripard2015-10-171-0/+1
* Merge tag 'clk-for-linus-4.3' of git://git.kernel.org/pub/scm/linux/kernel/gi...Linus Torvalds2015-08-311-204/+23
|\
| * clk: sunxi: Convert to clk_hw based provider APIsStephen Boyd2015-08-241-5/+5
| * clk: Convert __clk_get_flags() to clk_hw_get_flags()Stephen Boyd2015-08-241-1/+1
| * clk: Replace __clk_get_num_parents with clk_hw_get_num_parents()Stephen Boyd2015-08-241-1/+1
| * clk: sunxi: Add a simple gates driverMaxime Ripard2015-08-121-177/+0
| * Merge branch 'cleanup-clk-h-includes' into clk-nextStephen Boyd2015-07-281-0/+2
| |\
| | * clk: sunxi: Include clk.h and remove unused clkdev.h includesStephen Boyd2015-07-201-0/+2
| * | clk: sunxi: make use of of_clk_parent_fill helper functionDinh Nguyen2015-07-281-10/+4
| * | clk: fix some determine_rate implementationsBoris Brezillon2015-07-271-2/+4
| * | clk: change clk_ops' ->determine_rate() prototypeBoris Brezillon2015-07-271-11/+9
| |/
* | Merge tag 'sunxi-late-for-4.2' of https://git.kernel.org/pub/scm/linux/kernel...Kevin Hilman2015-07-091-0/+1
|\ \ | |/ |/|
| * ARM: sunxi: Add Machine support for A33Vishnu Patekar2015-07-051-0/+1
* | clk: sunxi: Fix of_io_request_and_map error checkMaxime Ripard2015-05-051-0/+2
|/
* clk: sunxi: Add pll6 / 4 clock output to sun4i-a10-pll6Chen-Yu Tsai2015-03-251-1/+2
* clk: sunxi: Make divs clocks specify which output is the base factor clockChen-Yu Tsai2015-03-251-12/+25
* clk: sunxi: Register divs clocks before factor clocksChen-Yu Tsai2015-03-211-3/+3
* clk: sunxi: Add "cpu" to list of protected clocks for sun5iChen-Yu Tsai2015-03-211-0/+1
* clk: sunxi: Add muxable ahb factors clock for sun5i and sun7iChen-Yu Tsai2015-03-211-0/+52
* clk: sunxi: Move USB clocks to separate fileChen-Yu Tsai2015-02-231-88/+0
* Merge tag 'clk-for-linus-3.20' of git://git.linaro.org/people/mike.turquette/...Linus Torvalds2015-02-211-40/+222
|\
| * clk: Add rate constraints to clocksTomeu Vizoso2015-02-021-0/+2
| * sunxi: clk: Set sun6i-pll1 n_start = 1Hans de Goede2015-01-251-0/+1
| * clk: sunxi: Remove custom phase functionMaxime Ripard2015-01-141-37/+0
| * clk: sunxi: Propagate rate changes to parent for mux clocksChen-Yu Tsai2015-01-061-1/+1
| * clk: sunxi: Give sunxi_factors_register a registers parameterHans de Goede2014-12-211-1/+10
| * clk: sunxi: unify sun6i AHB1 clock with proper PLL6 pre-dividerChen-Yu Tsai2014-12-211-0/+208
| * clk: sunxi: Remove ahb1_sdram from sun6i/sun8i protected clocks listChen-Yu Tsai2014-12-211-1/+0
* | ARM: sunxi: Add "allwinner,sun6i-a31s" to mach-sunxiHans de Goede2015-01-051-0/+1
|/
* clk: sunxi: Implement A31 PLL6 as a divs clock for 2x outputChen-Yu Tsai2014-11-231-12/+16
View Lorry Controller Status