summaryrefslogtreecommitdiff
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* Merge tag 'mips_4.16' of git://git.kernel.org/pub/scm/linux/kernel/git/jhogan...Linus Torvalds2018-02-075-18/+566
|\
| * clk: Add Ingenic jz4770 CGU driverPaul Cercueil2018-01-182-0/+484
| * clk: ingenic: Add code to enable/disable PLLsPaul Cercueil2018-01-181-15/+74
| * clk: ingenic: support PLLs with no bypass bitPaul Cercueil2018-01-182-1/+4
| * clk: ingenic: Fix recalc_rate for clocks with fixed dividerPaul Cercueil2018-01-181-0/+2
| * clk: ingenic: Use const pointer to clk_ops in structPaul Cercueil2018-01-182-2/+2
* | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-02-01105-5767/+11752
|\ \
| | \
| | \
| | \
| | \
| | \
| | \
| *-----. \ Merge branches 'clk-aspeed', 'clk-lock-UP', 'clk-mediatek' and 'clk-allwinner...Stephen Boyd2018-01-2615-104/+929
| |\ \ \ \ \
| | | | | * | clk: sunxi-ng: a83t: Add M divider to TCON1 clockJernej Škrabec2018-01-031-2/+2
| | | | | * | clk: sunxi-ng: fix the A64/H5 clock description of DE2 CCUIcenowy Zheng2017-12-291-3/+3
| | | | | * | clk: sunxi-ng: add support for Allwinner H3 DE2 CCUIcenowy Zheng2017-12-291-0/+47
| | | | | * | clk: sunxi-ng: sun8i: a83t: Use sigma-delta modulation for audio PLLChen-Yu Tsai2017-12-081-1/+10
| | | | | * | clk: sunxi-ng: sun8i: a83t: Add /2 fixed post divider to audio PLLChen-Yu Tsai2017-12-081-3/+6
| | | | | * | clk: sunxi-ng: Support fixed post-dividers on NM style clocksChen-Yu Tsai2017-12-082-13/+39
| | | | | * | clk: sunxi-ng: sun50i: a64: Add 2x fixed post-divider to MMC module clocksChen-Yu Tsai2017-12-071-20/+37
| | | | | * | clk: sunxi-ng: Support fixed post-dividers on MP style clocksChen-Yu Tsai2017-12-072-2/+42
| | | | | * | clk: sunxi: Use PTR_ERR_OR_ZERO()Vasyl Gomonovych2017-11-301-4/+1
| | | | | |/
| | | | * | clk: mediatek: adjust dependency of reset.c to avoid unexpectedly being builtSean Wang2018-01-103-9/+2
| | | | * | clk: mediatek: Fix all warnings for missing struct clk_onecell_dataSean Wang2017-12-261-0/+1
| | | | * | clk: mediatek: fixup test-building of MediaTek clock driversSean Wang2017-12-211-1/+1
| | | | * | clk: mediatek: group drivers under indpendent menuSean Wang2017-12-211-46/+50
| | | | |/
| | | * | clk: fix reentrancy of clk_enable() on UP systemsDavid Lechner2018-01-101-1/+9
| | | |/
| | * | clk: aspeed: Handle inverse polarity of USB port 1 clock gateBenjamin Herrenschmidt2018-01-261-3/+12
| | * | clk: aspeed: Fix return value check in aspeed_cc_init()Wei Yongjun2018-01-261-1/+1
| | * | clk: aspeed: Add reset controllerJoel Stanley2018-01-261-1/+81
| | * | clk: aspeed: Register gated clocksJoel Stanley2018-01-261-0/+130
| | * | clk: aspeed: Add platform driver and register PLLsJoel Stanley2018-01-261-0/+130
| | * | clk: aspeed: Register core clocksJoel Stanley2018-01-261-0/+177
| | * | clk: Add clock driver for ASPEED BMC SoCsJoel Stanley2018-01-263-0/+154
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| *-----. \ Merge branches 'clk-remove-asm-clkdev', 'clk-debugfs-fixes', 'clk-renesas' an...Stephen Boyd2018-01-2621-163/+1276
| |\ \ \ \ \
| | | | | * | clk: meson-axg: fix potential NULL dereference in axg_clkc_probe()weiyongjun (A)2018-01-101-0/+2
| | | | | * | Merge tag 'meson-clk-for-v4.16-3' of git://github.com/BayLibre/clk-meson into...Stephen Boyd2018-01-021-1/+1
| | | | | |\ \
| | | | | | * | clk: meson: mpll: use 64-bit maths in params_from_rateMartin Blumenstingl2017-12-231-1/+1
| | | | | * | | clk: meson-axg: make local symbol axg_gp0_params_table staticweiyongjun (A)2017-12-281-1/+1
| | | | | * | | clk: meson-axg: fix return value check in axg_clkc_probe()weiyongjun (A)2017-12-281-1/+1
| | | | | |/ /
| | | | | * | clk: meson-axg: add clock controller driversQiufang Dai2017-12-144-0/+1071
| | | | | * | clk: meson: make the spinlock naming more specificYixun Lan2017-12-143-69/+69
| | | | | * | clk: meson: gxbb: remove IGNORE_UNUSED from mmc clocksJerome Brunet2017-12-081-13/+3
| | | | | * | clk: meson: gxbb: fix wrong clock for SARADC/SANAYixun Lan2017-11-271-2/+2
| | | | | |/
| | | | * | clk: renesas: r8a7796: Add FDP clockABE Hiroshige2018-01-051-0/+1
| | | | * | clk: renesas: cpg-mssr: Keep wakeup sources active during system suspendGeert Uytterhoeven2017-12-141-1/+1
| | | | * | clk: renesas: mstp: Keep wakeup sources active during system suspendGeert Uytterhoeven2017-12-141-1/+1
| | | | * | clk: renesas: r8a77970: Add LVDS clockSergei Shtylyov2017-12-081-0/+1
| | | | |/
| | | * | clk: Simplify debugfs registrationStephen Boyd2018-01-101-6/+2
| | | * | clk: Fix debugfs_create_*() usageGeert Uytterhoeven2018-01-101-19/+17
| | | * | clk: Show symbolic clock flags in debugfsGeert Uytterhoeven2018-01-101-2/+55
| | | * | clk: Improve flags doc for of_clk_detect_critical()Geert Uytterhoeven2018-01-031-1/+1
| | * | | clk: Move __clk_{get,put}() into private clk.h APIStephen Boyd2018-01-041-0/+4
| | * | | clk: sunxi: Use CLK_IS_CRITICAL flag for critical clksStephen Boyd2018-01-046-47/+44
| | * | | clk: Prepare to remove asm-generic/clkdev.hStephen Boyd2018-01-021-1/+1
| | | |/ | | |/|
View Lorry Controller Status