summaryrefslogtreecommitdiff
path: root/drivers/gpu/drm/amd/amdgpu/vcn_v3_0.c
Commit message (Expand)AuthorAgeFilesLines
* drm/amdgpu: VCN 3.0 multiple queue ring resetSonny Jiang2020-12-081-1/+21
* drm/amdgpu/vcn3.0: remove old DPG workaroundBoyuan Zhang2020-12-021-7/+0
* drm/amdgpu/vcn3.0: stall DPG when WPTR/RPTR resetBoyuan Zhang2020-12-021-0/+20
* drm/amd/amdgpu/vcn_v3_0: Remove unused variable 'direct_poll' from 'vcn_v3_0_...Lee Jones2020-12-011-4/+0
* drm/amdgpu/vcn3.0: fix compilation warningJames Zhu2020-12-011-6/+6
* drm/amdgpu/vcn3.0: add software ring share memory supportJames Zhu2020-11-241-4/+31
* drm/amdgpu/vcn3.0: add dec software ring vm functions to supportJames Zhu2020-11-241-2/+99
* drm/amd/amdgpu: Update VCN initizalization behvaiorBokun Zhang2020-11-131-9/+37
* drm/amd/amdgpu: Fix incorrect logic to increment VCN doorbell indexBokun Zhang2020-11-101-6/+9
* drm/amdgpu/vcn: use "*" adjacent to data nameDeepak R Varma2020-11-021-1/+1
* drm/amdgpu/vcn: improve code indentation and alignmentDeepak R Varma2020-11-021-5/+5
* drm/amdgpu: use the AV1 defines for VCN 3.0Alex Deucher2020-09-171-8/+8
* drm/amdgpu/vcn3.0: only SIENNA_CICHLID need specify instance for dec/encJames Zhu2020-08-141-2/+2
* Revert "drm/amdgpu/vcn3.0: remove extra asic type check"James Zhu2020-07-271-13/+16
* drm/amdgpu: update dec ring test for VCN 3.0Boyuan Zhang2020-07-271-1/+1
* drm/amdgpu/vcn3.0: remove extra asic type checkJames Zhu2020-07-271-16/+13
* drm/amd/sriov skip vcn powergating and dec_ring_testJack Zhang2020-07-151-5/+16
* drm/amd/sriov porting sriov cap to vcn3.0Jack Zhang2020-07-151-32/+318
* drm/amdgpu: fix unused variableJames Zhu2020-07-011-23/+18
* drm/amdgpu/vcn3.0: schedule instance 0 for decode and 1 for encodeAlex Deucher2020-07-011-0/+4
* drm/amdgpu: enable DPG mode for VCN3.0Boyuan Zhang2020-07-011-2/+5
* drm/amdgpu: add workaround for issue in DPG for VCN3.0Boyuan Zhang2020-07-011-0/+4
* drm/amdgpu: rename macro for VCN2.0 2.5 and 3.0Boyuan Zhang2020-07-011-44/+44
* drm/amdgpu: add pause DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+66
* drm/amdgpu: add stop DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+34
* drm/amdgpu: add start DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+141
* drm/amdgpu: add mc resume DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+89
* drm/amdgpu: add clock gating DPG mode for VCN3.0Boyuan Zhang2020-07-011-0/+48
* drm/amdgpu: fix typo for vcn3/jpeg3 idle checkJames Zhu2020-07-011-1/+1
* drm/amdgpu: set the LMI ctrl and reset earlierLeo Liu2020-07-011-9/+9
* drm/amdgpu: fix the PSP front door loading VCN firmwareLeo Liu2020-07-011-2/+2
* drm/amdgpu: change the offset for VCN FW cache windowLeo Liu2020-07-011-3/+0
* drm/amdgpu: add Sienna_Cichlid VCN PG and CG support (v2)Leo Liu2020-07-011-0/+332
* drm/amdgpu: add VCN3.0 support for Sienna_CichlidLeo Liu2020-07-011-0/+971
View Lorry Controller Status