summaryrefslogtreecommitdiff
path: root/lldb/unittests/Instruction
Commit message (Expand)AuthorAgeFilesLines
* [lldb] Fix typo in LoongArch unittestWeining Lu2023-02-071-1/+1
* [LLDB][LoongArch] Add FP branch instructions for EmulateInstructionLoongArchHui Li2023-01-141-0/+43
* [LLDB][RISCV] Add RVDC instruction support for EmulateInstructionRISCVEmmmer2023-01-131-0/+11
* [LLDB][LoongArch] Add unittests for EmulateInstructionLoongArchHui Li2023-01-132-1/+233
* [lldb] llvm::Optional::value => operator*/operator->Fangrui Song2022-12-171-10/+10
* Fix buildbot out of memoryEmmmer2022-12-161-21/+2
* [LLDB][RISCV] Add RVD instruction support for EmulateInstructionRISCVEmmmer2022-12-161-68/+211
* [NFC][LLDB] Using namespace llvm in EmulateInstructionRISCVEmmmer2022-12-151-18/+19
* [lldb] Use llvm::transformOptional (NFC)Kazu Hirata2022-12-141-2/+3
* [LLDB][RISCV] Add RV32FC instruction support for EmulateInstructionRISCVEmmmer2022-12-061-2/+22
* [LLDB][RISCV] Add RV64F instruction support for EmulateInstructionRISCVEmmmer2022-12-051-4/+4
* [LLDB][RISCV] Add RV32F instruction support for EmulateInstructionRISCVEmmmer2022-11-231-11/+214
* [LLDB][RISCV] Add RV64C instruction support for EmulateInstructionRISCVEmmmer2022-10-251-1/+82
* [LLDB][RISCV][NFC] Rewrite instruction in algebraic datatypeEmmmer2022-10-051-36/+32
* [LLDB][RISCV] Fix UndefinedBehaviorSanitizer in RISCVEmulatorTesterEmmmer2022-09-211-4/+4
* [LLDB][RISCV] Add RVM and RVA instruction support for EmulateInstructionRISCVEmmmer2022-09-171-13/+153
* [LLDB][RISCV] Add more instruction decode and execute for EmulateInstructionR...Emmmer2022-09-021-26/+61
* [LLDB] Simplify cmake for instruction emulation unit testsDavid Spickett2022-09-011-29/+14
* [LLDB][RISCV] Make software single stepping workEmmmer2022-08-163-5/+218
* Fix UB in EmulateInstructionARM64.cppAdrian Prantl2020-06-012-0/+74
View Lorry Controller Status