blob: 2a00ec065cd49c8f26e4a2abe8d13b803dfa9844 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
|
//===-- M68kRegisterBanks.td - Describe the M68k Banks -----*- tablegen -*-===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
///
/// \file
/// Define the M68k register banks used for GlobalISel.
///
//===----------------------------------------------------------------------===//
/// General Purpose Registers. Here we define a register bank with name AnyGPR
def GPRRegBank : RegisterBank<"AnyGPR", [XR32]>;
|
