summaryrefslogtreecommitdiff
path: root/dynasm
Commit message (Expand)AuthorAgeFilesLines
* Bump copyright date.Mike Pall2022-01-1511-12/+12
* DynASM/x86: Add missing escape in pattern.Mike Pall2021-06-081-1/+1
* Bump copyright date.Mike Pall2021-01-0211-12/+12
* Minor changes and https-ify links.Mike Pall2020-10-121-2/+2
* DynASM/x86: Fix VREG support.Mike Pall2020-09-121-4/+7
* Bump copyright date.Mike Pall2020-01-2011-12/+12
* DynASM/MIPS: Fix shadowed variable.Mike Pall2019-01-101-3/+3
* DynASM/PPC: Fix shadowed variable.Mike Pall2019-01-101-3/+3
* Fix GCC 7 -Wimplicit-fallthrough warnings.Mike Pall2018-01-294-2/+16
* DynASM/x86: Fix potential REL_A overflow.Mike Pall2017-09-201-1/+2
* DynASM: Fix warning.Mike Pall2017-03-081-1/+2
* Bump copyright date to 2017.Mike Pall2017-01-1711-12/+12
* Bump copyright date to 2016.Mike Pall2016-03-0311-12/+12
* DynASM/x86: Add rdpmc instruction.Mike Pall2015-11-041-0/+1
* DynASM/x86: Restrict shld/shrd to operands with same width.Mike Pall2015-10-241-2/+2
* DynASM/x86: Fix some SSE instruction templates.Mike Pall2015-10-241-3/+3
* Bump copyright date to 2015.Mike Pall2015-01-0511-12/+12
* DynASM/ARM: Fix rollback for variant templates.Mike Pall2014-12-271-1/+4
* DynASM/ARM: Fix description shown for multi-element templates.Mike Pall2014-12-031-1/+1
* DynASM/x86: Add fldenv, f[n]stenv, fxsave, fxrstor opcodes.Mike Pall2014-09-221-0/+5
* DynASM/x86: Add shld/shrd opcodes.Mike Pall2014-09-211-0/+3
* DynASM: Emit version check after .arch directive.Mike Pall2014-03-061-5/+4
* Bump copyright date to 2014.Mike Pall2014-01-1611-12/+12
* DynASM: Emit #line <n> <file> instead of #<n> <file>.Mike Pall2013-09-121-1/+1
* DynASM/x64: Add VREG support to mov64.Mike Pall2013-07-181-2/+8
* DynASM/x86: Add lock prefix.Mike Pall2013-06-241-1/+1
* DynASM: Improve validation of local backwards relocations.Mike Pall2013-03-174-4/+8
* Bump copyright date to 2013.Mike Pall2013-02-1111-12/+12
* DynASM/ARM: Fix conditional VFP instruction encoding.Mike Pall2012-10-151-1/+4
* DynASM/ARM: Add VFP instructions.Mike Pall2012-07-292-49/+235
* Change DynASM bit operations to use Lua BitOp.Mike Pall2012-07-084-130/+105
* DynASM/PPC: Add missing 64 bit rotates and mtocrf/mfocrf.Mike Pall2012-06-121-4/+33
* DynASM: Compatibility with minilua.Mike Pall2012-06-091-3/+14
* DynASM: Lua 5.2 compatibility fixes.Mike Pall2012-02-172-3/+11
* Bump copyright date to 2012.Mike Pall2012-01-2311-12/+12
* MIPS: Add missing opcodes to the DynASM MIPS module plus minor fixes.Mike Pall2012-01-232-4/+15
* MIPS: Add DynASM MIPS module and encoding engine.Mike Pall2011-12-162-0/+1363
* PPC: Fix externally provided relocation offsets in DynASM.Mike Pall2011-10-251-1/+1
* PPC: Add y-bit variants of conditional branches to DynASM.Mike Pall2011-09-051-0/+2
* PPC: Add PPC disassembler.Mike Pall2011-08-181-1/+1
* Clarify name of MIT license.Mike Pall2011-08-144-4/+4
* PPC: Add mtcrf instruction to DynASM.Mike Pall2011-08-101-1/+4
* PPC: Fix range check for scaled immediates in DynASM.Mike Pall2011-07-021-1/+4
* ARM: Remove redundant parse_gpr() in DynASM.Mike Pall2011-05-161-1/+0
* RELEASE LuaJIT-2.0.0-beta7v2.0.0-beta7Mike Pall2011-05-055-14/+14
* DynASM: x86/x64: Fix vreg in opcode. x64: Fix imm "I" after abs addr.Mike Pall2011-04-281-2/+3
* ARM: Add GPR variants for shift aliases to DynASM.Mike Pall2011-04-101-4/+11
* ARM: Add pc-relative loads to DynASM.Mike Pall2011-04-082-38/+52
* ARM: Don't conditionalize non-opcodes in DynASM.Mike Pall2011-04-041-1/+1
* ARM: Fix escaping of opcodes in DynASM.Mike Pall2011-04-031-2/+6