diff options
author | Maamoun TK <maamoun.tk@googlemail.com> | 2020-09-04 09:39:26 +0200 |
---|---|---|
committer | Niels Möller <nisse@lysator.liu.se> | 2020-09-04 09:39:45 +0200 |
commit | 3c3879aefb52e952cfad521a516897888f70d938 (patch) | |
tree | 239db560eaac13c7e260acb0e17ac3d4f6f390e9 /powerpc64/machine.m4 | |
parent | 1b75cecc4f55797e80322325fd559d9e694c26e0 (diff) | |
download | nettle-3c3879aefb52e952cfad521a516897888f70d938.tar.gz |
"PowerPC64" AES improve syntax
This patch adds "VSR" macro to improve the syntax of assembly code, I will
create a separate patch for gcm-hash since it hasn't merged yet to the
master. I also removed the TODO from README because I tried to use
"lxv/stxv" in POWER9 instead of "lxvd2x/stxvd2x" but gcc produced
"lxvd2x/stxvd2x" in the binary. I'm not sure if it's variant issue of gcc
but this will be problematic since "lxvd2x/stxvd2x" need permuting in
little-endian mode while "lxv/stxv" is endianness aware.
Diffstat (limited to 'powerpc64/machine.m4')
-rw-r--r-- | powerpc64/machine.m4 | 4 |
1 files changed, 4 insertions, 0 deletions
diff --git a/powerpc64/machine.m4 b/powerpc64/machine.m4 index 2f91adec..b76bb8b1 100644 --- a/powerpc64/machine.m4 +++ b/powerpc64/machine.m4 @@ -22,6 +22,10 @@ define(<EPILOGUE>, <.size .C_NAME($1), . - .C_NAME($1) .size C_NAME($1), . - .C_NAME($1)>)>) +C Get vector-scalar register from vector register +C VSR(VR) +define(<VSR>,<32+$1>) + C Load the quadword in DATA_SRC storage into C VEC_DST. GPR is general-purpose register C used to obtain the effective address of |