blob: 1b1dfc867d4b5a4889a72efdcca4c15a2bd32634 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
|
/**************************************************************************/
/* */
/* OCaml */
/* */
/* Xavier Leroy, projet Cristal, INRIA Rocquencourt */
/* */
/* Copyright 1996 Institut National de Recherche en Informatique et */
/* en Automatique. */
/* */
/* All rights reserved. This file is distributed under the terms of */
/* the GNU Lesser General Public License version 2.1, with the */
/* special exception on linking described in the file LICENSE. */
/* */
/**************************************************************************/
/* Machine-dependent interface with the asm code */
#ifndef CAML_STACK_H
#define CAML_STACK_H
#ifdef CAML_INTERNALS
/* Macros to access the stack frame */
#ifdef TARGET_power
#if defined(MODEL_ppc)
#define Saved_return_address(sp) *((intnat *)((sp) - 4))
#elif defined(MODEL_ppc64)
#define Saved_return_address(sp) *((intnat *)((sp) + 16))
#elif defined(MODEL_ppc64le)
#define Saved_return_address(sp) *((intnat *)((sp) + 16))
#else
#error "TARGET_power: wrong MODEL"
#endif
#define Already_scanned(sp, retaddr) ((retaddr) & 1)
#define Mask_already_scanned(retaddr) ((retaddr) & ~1)
#define Mark_scanned(sp, retaddr) Saved_return_address(sp) = (retaddr) | 1
#endif
#ifdef TARGET_s390x
#define Saved_return_address(sp) *((intnat *)((sp) - SIZEOF_PTR))
#define Trap_frame_size 16
#endif
#ifdef TARGET_amd64
/* Size of the gc_regs structure, in words.
See amd64.S and amd64/proc.ml for the indices */
#define Wosize_gc_regs (13 /* int regs */ + 16 /* float regs */)
#define Saved_return_address(sp) *((intnat *)((sp) - 8))
#ifdef WITH_FRAME_POINTERS
#define Pop_frame_pointer(sp) (sp) += sizeof(value)
#else
#define Pop_frame_pointer(sp)
#endif
#endif
#ifdef TARGET_arm64
/* Size of the gc_regs structure, in words.
See arm64.S and arm64/proc.ml for the indices */
#define Wosize_gc_regs (2 + 24 /* int regs */ + 24 /* float regs */)
#define Saved_return_address(sp) *((intnat *)((sp) - 8))
#define Pop_frame_pointer(sp) sp += sizeof(value)
#endif
#ifdef TARGET_riscv
/* Size of the gc_regs structure, in words.
See riscv.S and riscv/proc.ml for the indices */
#define Wosize_gc_regs (2 + 22 /* int regs */ + 20 /* float regs */)
#define Saved_return_address(sp) *((intnat *)((sp) - 8))
/* RISC-V does not use a frame pointer, but requires the stack to be
16-aligned, so when pushing the return address to the stack there
is an extra word of padding after it that needs to be skipped when
walking the stack. */
#define Pop_frame_pointer(sp) sp += sizeof(value)
#endif
/* Declaration of variables used in the asm code */
extern value * caml_globals[];
extern intnat caml_globals_inited;
#endif /* CAML_INTERNALS */
#endif /* CAML_STACK_H */
|
