summaryrefslogtreecommitdiff
path: root/celt/x86/x86cpu.c
Commit message (Expand)AuthorAgeFilesLines
* Don't compile x86 cpu detection without RTCD.Timothy B. Terriberry2022-07-091-3/+6
* Adds fuzzing to CPU detectionJean-Marc Valin2022-06-301-1/+10
* Work around a valgrind false-positive in CPUID.Timothy B. Terriberry2022-06-281-4/+8
* Check the return value of __get_cpuid().Timothy B. Terriberry2022-06-281-2/+7
* Remove tabs from source code.Timothy B. Terriberry2016-07-061-1/+1
* Fix x86 build if we presume SSE4.1 (and earlier), but not AVX.Jonathan Lennox2015-11-221-1/+2
* Adding AVX config switchesRadu Velea2015-11-051-0/+10
* Add intrinsics support to Visual Studio build.Jonathan Lennox2015-09-011-1/+5
* Reorganize x86 SSE intrinsics code.Jonathan Lennox2015-09-011-0/+16
* Remove some unnecessary #includes from x86cpu.c.Jonathan Lennox2015-09-011-3/+0
* Fix struct initialization of CPU_Feature structure.Jonathan Lennox2015-09-011-1/+5
* Fix cpuid asm on 32-bit PIC.Jonathan Lennox2015-09-011-1/+15
* Cisco optimization for x86 & fixed pointxiangmingzhu2014-10-031-0/+111
* Moved all SILK source code to the silk/ directoryJean-Marc Valin2011-04-281-6/+0
* Loss rate adaptation for the CELT layerJean-Marc Valin2011-04-251-5/+5
* draft updateJean-Marc Valin2011-03-311-5/+5
* Build fixesJean-Marc Valin2011-03-231-5/+5
* Making mode switching use the same window as CELT (squared)Jean-Marc Valin2011-03-211-5/+5
* CELT updateJean-Marc Valin2011-03-181-5/+5
* More project files updateJean-Marc Valin2011-03-181-5/+5
* Fixes a few PLC/DTX bugs due to the recent decode API changeJean-Marc Valin2011-03-161-5/+5
* Adding constrained VBR modeJean-Marc Valin2011-03-141-5/+5
* Draft update (allocationGregory Maxwell2011-03-141-5/+5
* Disable newly introduced CELT signallingJean-Marc Valin2011-03-111-5/+5
* Nothing to see hereJean-Marc Valin2011-03-101-5/+5
* CELT updateJean-Marc Valin2011-03-091-18/+5
* Support for glitchles mode switchingJean-Marc Valin2011-03-071-5/+18
* SILK/CELT updateJean-Marc Valin2011-02-281-5/+5
* preparing the next versionJean-Marc Valin2011-02-141-5/+5
* missing filesJean-Marc Valin2011-02-141-10/+5
* SILK and CELT updatesJean-Marc Valin2011-02-141-5/+10
* Update for in-band FECKoen Vos2011-02-141-5/+5
* draft dateJean-Marc Valin2011-02-041-0/+6
* CELT updateJean-Marc Valin2011-02-041-6/+0
* Tuning the hybrid bit-rate splitKoen Vos2011-02-041-24/+5
* Oops, fixed the CELT versionJean-Marc Valin2011-02-031-0/+25
* Update Opus range coder due to CELT refactoring.Timothy B. Terriberry2011-02-031-6/+0
* CELT update, version numbersJean-Marc Valin2011-02-031-5/+5
* Build fixesJean-Marc Valin2011-02-031-5/+5
* Oops, had inverted some tuning linesJean-Marc Valin2011-02-031-5/+5
* Hybrid mode tuningKarsten Vandborg Sorensen2011-02-031-7/+5
* CELT updateJean-Marc Valin2011-02-031-5/+7
* Some work on the buildJean-Marc Valin2011-02-031-5/+5
* Enabling the CELT post-filter in OpusJean-Marc Valin2011-02-021-5/+5
* CELT updateJean-Marc Valin2011-02-021-5/+5
* Enabling real CELT VBRJean-Marc Valin2011-02-011-5/+5
* CELT updateJean-Marc Valin2011-02-011-5/+5
* CELT updateJean-Marc Valin2011-01-311-5/+5
* Fixes resampling in CELT-only modeJean-Marc Valin2011-01-311-5/+5
* Merge stereo switching CELT APIJean-Marc Valin2011-01-311-5/+5
View Lorry Controller Status