summaryrefslogtreecommitdiff
Commit message (Expand)AuthorAgeFilesLines
* drivers: fpga: intel_sdm_mb: Flush cache before FPGA configurationrel_socfpga_v2021.01_RC_21.04.02_prsocfpga_v2021.01_RCYau Wai Gan2021-04-141-0/+6
* drivers: watchdog: Enhance watchdog support in SPL for N5XSiew Chin Lim2021-03-301-8/+9
* drivers: watchdog: Enhance watchdog support in SPL for Stratix 10 and AgilexSiew Chin Lim2021-03-294-17/+29
* HSD #14012926793: cache: ncore: Disable snoop filterLey Foon Tan2021-03-291-2/+2
* doc: socfpga: Add SDRAM secure region infoYau Wai Gan2021-03-291-0/+9
* arm: dts: n5x: Ensure the dts is same as kernel dtsrel_socfpga_v2021.01_RC_21.04.01_prTien Fong Chee2021-03-251-2/+2
* arm: dts: n5x: Fixing DTS QSPI clock pathTien Fong Chee2021-03-251-2/+4
* arm: socfpga: n5x: Enable all features as in exisiting devicesTien Fong Chee2021-03-254-11/+50
* arm: socfpga: n5x: Remove invalid configuration for N5XTien Fong Chee2021-03-252-2/+0
* ddr: altera: n5x: Add comments to DDR handoff structureTien Fong Chee2021-03-251-0/+11
* ddr: altera: n5x: Clean up DDR driverTien Fong Chee2021-03-251-178/+158
* ddr: altera: n5x: Enhance driver to support LPDDR4Tien Fong Chee2021-03-252-50/+355
* ddr: altera: n5x: Enable the DDR calibrationTien Fong Chee2021-03-252-0/+784
* ddr: altera: n5x: Remove all codes used for emulationTien Fong Chee2021-03-251-115/+0
* ddr: altera: n5x: Restructure DDR driver in preparation to support LPDDR4Tien Fong Chee2021-03-252-365/+507
* ddr: socfpga: Enable memory test on memory size less than 1GBTien Fong Chee2021-03-251-2/+16
* ddr: altera: n5x: Remove autosize feature from memory testTien Fong Chee2021-03-252-1/+2
* arm: socfpga: Revert all settings set for emulationTien Fong Chee2021-03-255-23/+2
* arm: socfpga: Update system manager for n5xTien Fong Chee2021-03-252-1/+10
* arm: socfpga: Change both dm and DM to n5x and N5X respectivelyTien Fong Chee2021-03-2536-237/+239
* ddr: socfpga: dm: Correct the CRCPARCTRL1 register offset addressTien Fong Chee2021-03-251-4/+4
* image: Check for unit addresses in FITsSimon Glass2021-03-132-8/+57
* libfdt: Check for multiple/invalid root nodesSimon Glass2021-03-132-1/+19
* image: Add an option to do a full check of the FITSimon Glass2021-03-132-0/+36
* image: Adjust the workings of fit_check_format()Simon Glass2021-03-1319-50/+66
* fit: Don't allow verification of images with @ nodesSimon Glass2021-03-134-25/+53
* fdt_region: Check for a single root node of the correct nameSimon Glass2021-03-131-0/+11
* image-fit: fit_check_format check for valid FDTHeinrich Schuchardt2021-03-131-0/+6
* efi_loader: switch to non-secure mode laterHeinrich Schuchardt2021-03-132-4/+4
* efi_loader: make the UEFI boot manager configurableHeinrich Schuchardt2021-03-135-10/+33
* efi_loader: implement EFI_DT_FIXUP_PROTOCOLHeinrich Schuchardt2021-03-137-80/+215
* efi_loader: setting boot deviceHeinrich Schuchardt2021-03-135-68/+103
* efi_loader: carve out efi_check_pe()Heinrich Schuchardt2021-03-132-34/+48
* efi_loader: simplify running helloworld.efiHeinrich Schuchardt2021-03-131-11/+1
* test: Add tests for the 'evil' vboot attacksSimon Glass2021-03-131-28/+65
* HSD #1508586908-6: arm: socfpga: soc64: Avoid hang in bridge resetrel_socfpga_v2021.01_RC_21.03.02_prrel_socfpga_v2021.01_RC_21.03.01_prrel_socfpga_v2021.01_RC_21.02.02_prLey Foon Tan2021-02-251-2/+6
* HSD #1508586908-5: arm: socfpga: soc64: Add f2s bridge supportLey Foon Tan2021-02-251-0/+110
* HSD #1508586908-3: arm: socfpga: soc64: Move bridges reset to common functionLey Foon Tan2021-02-251-67/+26
* HSD #1508586908-2: arm: socfpga: soc64: Update reset manager registersLey Foon Tan2021-02-251-2/+21
* HSD #1508586908-1: arm: socfpga: Add F2SDRAM_MANAGER base addressLey Foon Tan2021-02-251-0/+1
* doc: README.socfpga: Update U-boot 2020.10 support versionsYau Wai Gan2021-02-241-14/+15
* arm: socfpga: vab: Report error if SDM does not support VAB and fix print outSiew Chin Lim2021-02-082-8/+8
* HSD #22012007836: arm: socfpga: Relocate vab certificate to first memory blockSiew Chin Lim2021-02-081-11/+21
* HSD #14013182750: fix dcmf size for dmRadu Bacrau2021-02-071-8/+8
* configs: socfpga: cyclone5: Disable SPL MMC in QSPI bootYau Wai Gan2021-02-031-0/+1
* HSD #1508690657-3: doc: README.socfpga: Add guide for mkimageLey Foon Tan2021-02-031-2/+21
* HSD #1508690657-2: tools: socfpgaimage: update padding flowLey Foon Tan2021-02-032-15/+36
* HSD #1508690657-1: configs: socfpga: Add CONFIG_SPL_PAD_TOLey Foon Tan2021-02-031-0/+2
* HSD #18013461252: Clear previous CPU release address when resetSiew Chin Lim2021-02-031-0/+51
* configs: Resync Arria 10 NAND and QSPI defconfigYau Wai Gan2021-02-032-17/+14