summaryrefslogtreecommitdiff
path: root/common/spl/spl_opensbi.c
diff options
context:
space:
mode:
authorLeo Yu-Chi Liang <ycliang@andestech.com>2022-06-01 10:01:49 +0800
committerLeo Yu-Chi Liang <ycliang@andestech.com>2022-08-11 18:46:07 +0800
commitf4512618caa0182344aa55c5e15b2a14e28227cd (patch)
tree1f8782d42c0530bff0d7df64aa22f62fd6c831c2 /common/spl/spl_opensbi.c
parenta5041e33e4f05efec8a412641243c9281cba47e9 (diff)
downloadu-boot-f4512618caa0182344aa55c5e15b2a14e28227cd.tar.gz
riscv: ae350: Fix XIP config boot failure
The booting flow is SPL -> OpenSBI -> U-Boot. The boot hart may change after OpenSBI and may not always be hart0, so wrap the related branch instruction with M-MODE. Current DTB setup for XIP is not valid. There is no chance for CONFIG_SYS_FDT_BASE, the DTB address used in XIP mode, to be returned. Fix this. Fixes: 2e8d2f88439d ("riscv: Remove OF_PRIOR_STAGE from RISC-V boards") Signed-off-by: Rick Chen <rick@andestech.com> Signed-off-by: Leo Yu-Chi Liang <ycliang@andestech.com>
Diffstat (limited to 'common/spl/spl_opensbi.c')
0 files changed, 0 insertions, 0 deletions