diff options
author | Yangbo Lu <yangbo.lu@nxp.com> | 2019-10-31 18:54:25 +0800 |
---|---|---|
committer | Peng Fan <peng.fan@nxp.com> | 2019-11-05 11:21:25 +0800 |
commit | 0cc127c424ea313b1afc3e53f7c1ba248961728e (patch) | |
tree | 4d92c1a8e0c2860b133557033e9ced3987f6f841 /include/fsl_esdhc.h | |
parent | 08197cb8dff7cd097ab07a325093043c39d19bbd (diff) | |
download | u-boot-0cc127c424ea313b1afc3e53f7c1ba248961728e.tar.gz |
mmc: fsl_esdhc: always check write protect state
The QorIQ eSDHC on all platforms supports checking write protect
state through register bit. So check it always.
Signed-off-by: Yangbo Lu <yangbo.lu@nxp.com>
Diffstat (limited to 'include/fsl_esdhc.h')
-rw-r--r-- | include/fsl_esdhc.h | 1 |
1 files changed, 0 insertions, 1 deletions
diff --git a/include/fsl_esdhc.h b/include/fsl_esdhc.h index a015df1cec..8e8cd2cc1a 100644 --- a/include/fsl_esdhc.h +++ b/include/fsl_esdhc.h @@ -168,7 +168,6 @@ struct fsl_esdhc_cfg { phys_addr_t esdhc_base; u32 sdhc_clk; u8 max_bus_width; - int wp_enable; int vs18_enable; /* Use 1.8V if set to 1 */ struct mmc_config cfg; }; |